=@8:(@9,Auxtek t003 A10s hdmi tv-stick+2allwinner,auxtek-t003allwinner,sun5i-a10schosen=Dserial0:115200n8framebuffer@002allwinner,simple-framebuffersimple-framebuffer Pde_be0-lcd0(c+.XZU jdisabledframebuffer@102allwinner,simple-framebuffersimple-framebufferPde_be0-lcd0-tve00c*+.X\U jdisabledframebuffer@202allwinner,simple-framebuffersimple-framebufferPde_be0-lcd0-hdmi0c+-.UXa jdisabledaliases q/soc@01c00000/ethernet@01c0b000{/soc@01c00000/serial@01c28000memorymemorycpuscpu@0cpu2arm,cortex-a8cclocks=clk@01c20050 2fixed-clockn6osc24Mclk@0 2fixed-clockosc32ksoc@01c00000 2simple-bus=sram-controller@01c00000$2allwinner,sun4i-a10-sram-controller0=sram@00000000 2mmio-sram =sram-section@80002allwinner,sun4i-a10-sram-a3-a4@ jdisabledsram@00010000 2mmio-sram =sram-section@00002allwinner,sun4i-a10-sram-djokay  dma-controller@01c020002allwinner,sun4i-a10-dma cnand@01c030002allwinner,sun4i-a10-nand0%c ?ahbmod rxtx jdisabledspi@01c050002allwinner,sun4i-a10-spiP c$Eahbmodrxtx jdisabledspi@01c060002allwinner,sun4i-a10-spi` c%Fahbmod rxtx jdisabledtv-encoder@01c0a0002allwinner,sun4i-a10-tv-encoderc* jdisabledportendpoint@0 ethernet@01c0b0002allwinner,sun4i-a10-emac7c" jdisabledmdio@01c0b0802allwinner,sun4i-a10-mdio jdisabledlcd-controller@01c0c0002allwinner,sun5i-a13-tcon,(lcdc+Z\ahbtcon-ch0tcon-ch1tcon-pixel-clock jdisabledportsport@0endpoint@0 port@1endpoint@1 mmc@01c0f0002allwinner,sun5i-a13-mmcc@ahbmmc jokay4defaultB L Xb kmmc@01c100002allwinner,sun5i-a13-mmccAahbmmc! jdisabledmmc@01c110002allwinner,sun5i-a13-mmccBahbmmc" jdisabledusb@01c130002allwinner,sun4i-a10-musb0c&wmc usb  jokayhostphy@01c134002allwinner,sun5i-a13-usb-phy4Hphy_ctrlpmu1cMusb_phy(usb0_resetusb1_resetjokay  usb@01c14000&2allwinner,sun5i-a13-ehcigeneric-ehci@'c usbjokayusb@01c14400&2allwinner,sun5i-a13-ohcigeneric-ohciD(cL usbjokayspi@01c170002allwinner,sun4i-a10-spip c&Gahbmodrxtx jdisabledclock@01c20000c hosclosc2allwinner,sun5i-a10s-ccuinterrupt-controller@01c204002allwinner,sun4i-a10-icpinctrl@01c20800c5apbhosclosc2allwinner,sun5i-a10s-pinctrl  emac0@0X+PD6PD7PD10PD11PD12PD13PD14PD15PD18PD19PD20PD21PD22PD23PD24PD25PD26PD270emaci2c0@0+PB0PB10i2c0i2c1@0 +PB15PB160i2c1i2c2@0 +PB17PB180i2c2ir0@0+PB40ir0lcd_rgb565@0_+PD3PD4PD5PD6PD7PD10PD11PD12PD13PD14PD15PD19PD20PD21PD22PD23PD24PD25PD26PD270lcd0lcd_rgb666@0h+PD2PD3PD4PD5PD6PD7PD10PD11PD12PD13PD14PD15PD18PD19PD20PD21PD22PD23PD24PD25PD26PD270lcd0mmc0@0+PF0PF1PF2PF3PF4PF50mmc09Hmmc2@0.+PC6PC7PC8PC9PC10PC11PC12PC13PC14PC150mmc29Hmmc2-4bit@0+PC6PC7PC8PC9PC10PC110mmc29Hnand-base0@06+PC0PC1PC2PC5PC8PC9PC10PC11PC12PC13PC14PC150nand0nand-cs@0+PC40nand0nand-rb@0+PC60nand0spi2@0 +PE1PE2PE30spi2spi2-cs0@0+PE00spi2uart1@0 +PE10PE110uart1uart1@1+PG3PG40uart1uart2@0+PD2PD30uart2uart2-cts-rts@0+PD4PD50uart2uart3@0 +PG9PG100uart3uart3-cts-rts@0 +PG11PG120uart3pwm0+PB20pwmuart0@0 +PB19PB200uart0uart2@1 +PC18PC190uart2emac0@1K+PA0PA1PA2PA3PA4PA5PA6PA7PA8PA9PA10PA11PA12PA13PA14PA15PA160emacmmc1@0+PG3PG4PG5PG6PG7PG80mmc19spi2@1+PB12PB13PB140spi2spi2_cs0@1+PB110spi2ahci_pwr_pin@0+PB8 0gpio_outusb0_vbus_pin@0+PG13 0gpio_outusb1_vbus_pin@0+PB10 0gpio_outusb2_vbus_pin@0+PH3 0gpio_outmmc0_cd_pin@0+PG10gpio_inH  led_pins@0+PB2 0gpio_out9timer@01c20c002allwinner,sun4i-a10-timer cwatchdog@01c20c902allwinner,sun4i-a10-wdt ir@01c218002allwinner,sun4i-a10-irc6Hapbir@ jdisabledlradc@01c228002allwinner,sun4i-a10-lradc-keys( jdisabledcodec@01c22c00U2allwinner,sun4i-a10-codec,@c2_ apbcodecrxtx jdisabledeeprom@01c238002allwinner,sun4i-a10-sid8rtp@01c250002allwinner,sun5i-a13-tsPfserial@01c280002snps,dw-apb-uart€|c;jokay4defaultBserial@01c284002snps,dw-apb-uart„|c< jdisabledserial@01c288002snps,dw-apb-uartˆ|c= jdisabledserial@01c28c002snps,dw-apb-uartŒ|c> jdisabledi2c@01c2ac002allwinner,sun4i-a10-i2c¬c8jokay4defaultBpmic@302x-powers,axp1520i2c@01c2b0002allwinner,sun4i-a10-i2c°c9 jdisabledi2c@01c2b4002allwinner,sun4i-a10-i2c´ c: jdisabledtimer@01c600002allwinner,sun5i-a13-hstimerRSc(display-frontend@01e00000%2allwinner,sun5i-a13-display-frontend/cYYT ahbmodram jdisabledportsport@1endpoint@0 display-backend@01e60000$2allwinner,sun5i-a13-display-backend/c.XU ahbmodram jdisabledXportsport@0endpoint@0 port@1endpoint@0 pwm@01c20e002allwinner,sun5i-a10s-pwm c jdisabledahci-5v2regulator-fixed4defaultBahci-5vLK@LK@'  jdisabledusb0-vbus2regulator-fixed4defaultB usb0-vbusLK@LK@'  jokayusb1-vbus2regulator-fixed4defaultB usb1-vbusLK@LK@'  jokayusb2-vbus2regulator-fixed4defaultB usb2-vbusLK@LK@'  jdisabledvcc3v02regulator-fixedvcc3v0--vcc3v32regulator-fixedvcc3v32Z2Z  vcc5v02regulator-fixedvcc5v0LK@LK@leds 2gpio-leds4defaultBred,t003-tv-dongle:red:usre 2on #address-cells#size-cellsinterrupt-parentmodelcompatiblerangesstdout-pathallwinner,pipelineclocksstatusethernet0serial0device_typereg#clock-cellsclock-frequencyclock-output-nameslinux,phandleinterrupts#dma-cellsclock-namesdmasdma-namesresetsremote-endpointallwinner,sramreset-namespinctrl-namespinctrl-0vmmc-supplybus-widthcd-gpioscd-invertedinterrupt-namesphysphy-namesextcondr_mode#phy-cellsreg-namesusb0_vbus-supplyusb1_vbus-supply#reset-cellsinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellspinsfunctiondrive-strengthbias-pull-up#sound-dai-cells#thermal-sensor-cellsreg-shiftreg-io-widthassigned-clocksassigned-clock-rates#pwm-cellsregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-boot-onenable-active-highgpiolabeldefault-state