U8(l)isee,omap3-igep0020ti,omap36xxti,omap3&!7IGEPv2 Rev. C (TI OMAP AM/DM37x)chosen=/ocp/serial@49020000aliasesI/ocp/i2c@48070000N/ocp/i2c@48072000S/ocp/i2c@48060000X/ocp/serial@4806a000`/ocp/serial@4806c000h/ocp/serial@49020000p/ocp/serial@49042000memoryxmemory cpuscpu@0arm,cortex-a8xcpucpus 'O 57pmuarm,cortex-a8-pmuTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocpti,omap3-l3-smxsimple-bush l3_mainl4@48000000ti,omap3-l4-coresimple-bus Hscm@2000ti,omap3-scmsimple-bus  pinmux@30 ti,omap3-padconfpinctrl-single087defaultEpinmux_uart1_pinsORLcipinmux_uart3_pinsOnpcipinmux_mcbsp2_pins O cipinmux_mmc1_pins0Ocipinmux_mmc2_pins0O(*,.02cipinmux_i2c1_pinsOcipinmux_i2c3_pinsOcipinmux_twl4030_pinsOAcipinmux_tfp410_pinsOcipinmux_dss_dpi_pinsOcipinmux_uart2_pins ODFHJcipinmux_smsc9221_pinsOcipinmux_lbee1usjyc_pinsO68:ciscm_conf@270sysconsimple-busp0 p0cipbias_regulatorti,pbias-omap3ti,pbias-omapqpbias_mmc_omap2430xpbias_mmc_omap2430w@-ciclocksmcbsp5_mux_fckti,composite-mux-clockhc i mcbsp5_fckti,composite-clock mcbsp1_mux_fckti,composite-mux-clockc i mcbsp1_fckti,composite-clock mcbsp2_mux_fckti,composite-mux-clock cimcbsp2_fckti,composite-clock mcbsp3_mux_fckti,composite-mux-clock hcimcbsp3_fckti,composite-clockmcbsp4_mux_fckti,composite-mux-clock hcimcbsp4_fckti,composite-clockclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \pinmux_twl4030_vpins Ociaes@480c5000 ti,omap3-aesaesH PPABtxrxprm@48306000 ti,omap3-prmH0`@ clocksvirt_16_8m_ck fixed-clockYciosc_sys_ck ti,mux-clock @cisys_ckti,divider-clockpcisys_clkout1ti,gate-clock pdpll3_x2_ckfixed-factor-clockdpll3_m2x2_ckfixed-factor-clockcidpll4_x2_ckfixed-factor-clockcorex2_fckfixed-factor-clockc i wkup_l4_ickfixed-factor-clockcOiOcorex2_d3_fckfixed-factor-clock cicorex2_d5_fckfixed-factor-clock ciclockdomainscm@48004000 ti,omap3-cmH@@clocksdummy_apb_pclk fixed-clockomap_32k_fck fixed-clockcAiAvirt_12m_ck fixed-clockcivirt_13m_ck fixed-clock]@civirt_19200000_ck fixed-clock$civirt_26000000_ck fixed-clockcivirt_38_4m_ck fixed-clockIcidpll4_ckti,omap3-dpll-per-j-type-clock D 0cidpll4_m2_ckti,divider-clock? Hc!i!dpll4_m2x2_mul_ckfixed-factor-clock!c"i"dpll4_m2x2_ckti,hsdiv-gate-clock" 'c#i#omap_96m_alwon_fckfixed-factor-clock#c*i*dpll3_ckti,omap3-dpll-core-clock @ 0cidpll3_m3_ckti,divider-clock@c$i$dpll3_m3x2_mul_ckfixed-factor-clock$c%i%dpll3_m3x2_ckti,hsdiv-gate-clock%  'c&i&emu_core_alwon_ckfixed-factor-clock&ccicsys_altclk fixed-clockc/i/mcbsp_clks fixed-clockcidpll3_m2_ckti,divider-clock @cicore_ckfixed-factor-clockc'i'dpll1_fckti,divider-clock' @c(i(dpll1_ckti,omap3-dpll-clock(  $ @ 4cidpll1_x2_ckfixed-factor-clockc)i)dpll1_x2m2_ckti,divider-clock) Dc=i=cm_96m_fckfixed-factor-clock*c+i+omap_96m_fck ti,mux-clock+ @cFiFdpll4_m3_ckti,divider-clock @c,i,dpll4_m3x2_mul_ckfixed-factor-clock,c-i-dpll4_m3x2_ckti,hsdiv-gate-clock- 'c.i.omap_54m_fck ti,mux-clock./ @c9i9cm_96m_d2_fckfixed-factor-clock+c0i0omap_48m_fck ti,mux-clock0/ @c1i1omap_12m_fckfixed-factor-clock1cHiHdpll4_m4_ckti,divider-clock @c2i2dpll4_m4x2_mul_ckti,fixed-factor-clock2=KXc3i3dpll4_m4x2_ckti,gate-clock3 'Xcidpll4_m5_ckti,divider-clock?@c4i4dpll4_m5x2_mul_ckti,fixed-factor-clock4=KXc5i5dpll4_m5x2_ckti,hsdiv-gate-clock5 'Xckikdpll4_m6_ckti,divider-clock?@c6i6dpll4_m6x2_mul_ckfixed-factor-clock6c7i7dpll4_m6x2_ckti,hsdiv-gate-clock7 'c8i8emu_per_alwon_ckfixed-factor-clock8cdidclkout2_src_gate_ck ti,composite-no-wait-gate-clock' pc:i:clkout2_src_mux_ckti,composite-mux-clock'+9 pc;i;clkout2_src_ckti,composite-clock:;c<i<sys_clkout2ti,divider-clock<@ pkmpu_ckfixed-factor-clock=c>i>arm_fckti,divider-clock> $emu_mpu_alwon_ckfixed-factor-clock>ceiel3_ickti,divider-clock' @c?i?l4_ickti,divider-clock? @c@i@rm_ickti,divider-clock@ @gpt10_gate_fckti,composite-gate-clock  cBiBgpt10_mux_fckti,composite-mux-clockA @cCiCgpt10_fckti,composite-clockBCgpt11_gate_fckti,composite-gate-clock  cDiDgpt11_mux_fckti,composite-mux-clockA @cEiEgpt11_fckti,composite-clockDEcore_96m_fckfixed-factor-clockFcimmchs2_fckti,wait-gate-clock cimmchs1_fckti,wait-gate-clock cii2c3_fckti,wait-gate-clock cii2c2_fckti,wait-gate-clock cii2c1_fckti,wait-gate-clock cimcbsp5_gate_fckti,composite-gate-clock  cimcbsp1_gate_fckti,composite-gate-clock  c i core_48m_fckfixed-factor-clock1cGiGmcspi4_fckti,wait-gate-clockG cimcspi3_fckti,wait-gate-clockG cimcspi2_fckti,wait-gate-clockG cimcspi1_fckti,wait-gate-clockG ciuart2_fckti,wait-gate-clockG ciuart1_fckti,wait-gate-clockG  cicore_12m_fckfixed-factor-clockHcIiIhdq_fckti,wait-gate-clockI cicore_l3_ickfixed-factor-clock?cJiJsdrc_ickti,wait-gate-clockJ cigpmc_fckfixed-factor-clockJcore_l4_ickfixed-factor-clock@cKiKmmchs2_ickti,omap3-interface-clockK cimmchs1_ickti,omap3-interface-clockK cihdq_ickti,omap3-interface-clockK cimcspi4_ickti,omap3-interface-clockK cimcspi3_ickti,omap3-interface-clockK cimcspi2_ickti,omap3-interface-clockK cimcspi1_ickti,omap3-interface-clockK cii2c3_ickti,omap3-interface-clockK cii2c2_ickti,omap3-interface-clockK cii2c1_ickti,omap3-interface-clockK ciuart2_ickti,omap3-interface-clockK ciuart1_ickti,omap3-interface-clockK  cigpt11_ickti,omap3-interface-clockK  cigpt10_ickti,omap3-interface-clockK  cimcbsp5_ickti,omap3-interface-clockK  cimcbsp1_ickti,omap3-interface-clockK  ciomapctrl_ickti,omap3-interface-clockK cidss_tv_fckti,gate-clock9cidss_96m_fckti,gate-clockFcidss2_alwon_fckti,gate-clockcidummy_ck fixed-clockgpt1_gate_fckti,composite-gate-clock cLiLgpt1_mux_fckti,composite-mux-clockA @cMiMgpt1_fckti,composite-clockLMaes2_ickti,omap3-interface-clockK ciwkup_32k_fckfixed-factor-clockAcNiNgpio1_dbckti,gate-clockN cisha12_ickti,omap3-interface-clockK ciwdt2_fckti,wait-gate-clockN ciwdt2_ickti,omap3-interface-clockO ciwdt1_ickti,omap3-interface-clockO cigpio1_ickti,omap3-interface-clockO ciomap_32ksync_ickti,omap3-interface-clockO cigpt12_ickti,omap3-interface-clockO cigpt1_ickti,omap3-interface-clockO ciper_96m_fckfixed-factor-clock*c i per_48m_fckfixed-factor-clock1cPiPuart3_fckti,wait-gate-clockP cigpt2_gate_fckti,composite-gate-clockcQiQgpt2_mux_fckti,composite-mux-clockA@cRiRgpt2_fckti,composite-clockQRgpt3_gate_fckti,composite-gate-clockcSiSgpt3_mux_fckti,composite-mux-clockA@cTiTgpt3_fckti,composite-clockSTgpt4_gate_fckti,composite-gate-clockcUiUgpt4_mux_fckti,composite-mux-clockA@cViVgpt4_fckti,composite-clockUVgpt5_gate_fckti,composite-gate-clockcWiWgpt5_mux_fckti,composite-mux-clockA@cXiXgpt5_fckti,composite-clockWXgpt6_gate_fckti,composite-gate-clockcYiYgpt6_mux_fckti,composite-mux-clockA@cZiZgpt6_fckti,composite-clockYZgpt7_gate_fckti,composite-gate-clockc[i[gpt7_mux_fckti,composite-mux-clockA@c\i\gpt7_fckti,composite-clock[\gpt8_gate_fckti,composite-gate-clock c]i]gpt8_mux_fckti,composite-mux-clockA@c^i^gpt8_fckti,composite-clock]^gpt9_gate_fckti,composite-gate-clock c_i_gpt9_mux_fckti,composite-mux-clockA@c`i`gpt9_fckti,composite-clock_`per_32k_alwon_fckfixed-factor-clockAcaiagpio6_dbckti,gate-clockacigpio5_dbckti,gate-clockacigpio4_dbckti,gate-clockacigpio3_dbckti,gate-clockacigpio2_dbckti,gate-clocka ciwdt3_fckti,wait-gate-clocka ciper_l4_ickfixed-factor-clock@cbibgpio6_ickti,omap3-interface-clockbcigpio5_ickti,omap3-interface-clockbcigpio4_ickti,omap3-interface-clockbcigpio3_ickti,omap3-interface-clockbcigpio2_ickti,omap3-interface-clockb ciwdt3_ickti,omap3-interface-clockb ciuart3_ickti,omap3-interface-clockb ciuart4_ickti,omap3-interface-clockbcigpt9_ickti,omap3-interface-clockb cigpt8_ickti,omap3-interface-clockb cigpt7_ickti,omap3-interface-clockbcigpt6_ickti,omap3-interface-clockbcigpt5_ickti,omap3-interface-clockbcigpt4_ickti,omap3-interface-clockbcigpt3_ickti,omap3-interface-clockbcigpt2_ickti,omap3-interface-clockbcimcbsp2_ickti,omap3-interface-clockbcimcbsp3_ickti,omap3-interface-clockbcimcbsp4_ickti,omap3-interface-clockbcimcbsp2_gate_fckti,composite-gate-clockc i mcbsp3_gate_fckti,composite-gate-clockcimcbsp4_gate_fckti,composite-gate-clockciemu_src_mux_ck ti,mux-clockcde@cfifemu_src_ckti,clkdm-gate-clockfcgigpclk_fckti,divider-clockg@pclkx2_fckti,divider-clockg@atclk_fckti,divider-clockg@traceclk_src_fck ti,mux-clockcde@chihtraceclk_fckti,divider-clockh @secure_32k_fck fixed-clockciiigpt12_fckfixed-factor-clockiwdt1_fckfixed-factor-clockisecurity_l4_ick2fixed-factor-clock@cjijaes1_ickti,omap3-interface-clockj rng_ickti,omap3-interface-clockj sha11_ickti,omap3-interface-clockj des1_ickti,omap3-interface-clockj cam_mclkti,gate-clockkXcam_ick!ti,omap3-no-wait-interface-clock@cicsi2_96m_fckti,gate-clockcisecurity_l3_ickfixed-factor-clock?clilpka_ickti,omap3-interface-clockl icr_ickti,omap3-interface-clockK des2_ickti,omap3-interface-clockK mspro_ickti,omap3-interface-clockK mailboxes_ickti,omap3-interface-clockK ssi_l4_ickfixed-factor-clock@csissr1_fckti,wait-gate-clock sr2_fckti,wait-gate-clock sr_l4_ickfixed-factor-clock@dpll2_fckti,divider-clock'@cmimdpll2_ckti,omap3-dpll-clockm$@4cnindpll2_m2_ckti,divider-clocknDcoioiva2_ckti,wait-gate-clockocimodem_fckti,omap3-interface-clock cisad2d_ickti,omap3-interface-clock? cimad2d_ickti,omap3-interface-clock? cimspro_fckti,wait-gate-clock ssi_ssr_gate_fck_3430es2 ti,composite-no-wait-gate-clock  cpipssi_ssr_div_fck_3430es2ti,composite-divider-clock  @$cqiqssi_ssr_fck_3430es2ti,composite-clockpqcrirssi_sst_fck_3430es2fixed-factor-clockrcihsotgusb_ick_3430es2"ti,omap3-hsotgusb-interface-clockJ cissi_ick_3430es2ti,omap3-ssi-interface-clocks ciusim_gate_fckti,composite-gate-clockF  c~i~sys_d2_ckfixed-factor-clockcuiuomap_96m_d2_fckfixed-factor-clockFcvivomap_96m_d4_fckfixed-factor-clockFcwiwomap_96m_d8_fckfixed-factor-clockFcxixomap_96m_d10_fckfixed-factor-clockF cyiydpll5_m2_d4_ckfixed-factor-clocktczizdpll5_m2_d8_ckfixed-factor-clocktc{i{dpll5_m2_d16_ckfixed-factor-clocktc|i|dpll5_m2_d20_ckfixed-factor-clocktc}i}usim_mux_fckti,composite-mux-clock(uvwxyz{|} @ciusim_fckti,composite-clock~usim_ickti,omap3-interface-clockO  cidpll5_ckti,omap3-dpll-clock  $ L 4cidpll5_m2_ckti,divider-clock Pctitsgx_gate_fckti,composite-gate-clock' cicore_d3_ckfixed-factor-clock'cicore_d4_ckfixed-factor-clock'cicore_d6_ckfixed-factor-clock'ciomap_192m_alwon_fckfixed-factor-clock#cicore_d2_ckfixed-factor-clock'cisgx_mux_fckti,composite-mux-clock + @cisgx_fckti,composite-clocksgx_ickti,wait-gate-clock? cicpefuse_fckti,gate-clock cits_fckti,gate-clockA ciusbtll_fckti,wait-gate-clockt ciusbtll_ickti,omap3-interface-clockK cimmchs3_ickti,omap3-interface-clockK cimmchs3_fckti,wait-gate-clock cidss1_alwon_fck_3430es2ti,dss-gate-clockXcidss_ick_3430es2ti,omap3-dss-interface-clock@ciusbhost_120m_fckti,gate-clocktciusbhost_48m_fckti,dss-gate-clock1ciusbhost_ickti,omap3-dss-interface-clock@ciuart4_fckti,wait-gate-clockPciclockdomainscore_l3_clkdmti,clockdomaindpll3_clkdmti,clockdomaindpll1_clkdmti,clockdomainper_clkdmti,clockdomainlemu_clkdmti,clockdomaingdpll4_clkdmti,clockdomainwkup_clkdmti,clockdomain$dss_clkdmti,clockdomaincore_l4_clkdmti,clockdomaincam_clkdmti,clockdomainiva2_clkdmti,clockdomaindpll2_clkdmti,clockdomainnd2d_clkdmti,clockdomain dpll5_clkdmti,clockdomainsgx_clkdmti,clockdomainusbhost_clkdmti,clockdomain counter@48320000ti,omap-counter32kH2  counter_32kinterrupt-controller@48200000ti,omap3-intcH cidma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaH`  `cigpio@48310000ti,omap3-gpioH1gpio1cigpio@49050000ti,omap3-gpioIgpio2gpio@49052000ti,omap3-gpioI gpio3gpio@49054000ti,omap3-gpioI@ gpio4gpio@49056000ti,omap3-gpioI`!gpio5c i gpio@49058000ti,omap3-gpioI"gpio6ciserial@4806a000ti,omap3-uartH H12txrxuart1l7defaultEserial@4806c000ti,omap3-uartHI34txrxuart2l7defaultEserial@49020000ti,omap3-uartIJ56txrxuart3l7defaultEi2c@48070000 ti,omap3-i2cH8txrxi2c17defaultE'@twl@48H& ti,twl40307defaultEaudioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci "watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1 ' regulator-vdacti,twl4030-vdacw@w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0ciregulator-vmmc2ti,twl4030-vmmc2:0regulator-vusb1v5ti,twl4030-vusb1v5ciregulator-vusb1v8ti,twl4030-vusb1v8ciregulator-vusb3v1ti,twl4030-vusb3v1ciregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@ xvdds_dsiregulator-vsimti,twl4030-vsimw@-cigpioti,twl4030-gpio0citwl4030-usbti,twl4030-usb <JXfocipwmti,twl4030-pwmzpwmledti,twl4030-pwmledzpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypadmadcti,twl4030-madci2c@48072000 ti,omap3-i2cH 9txrxi2c2i2c@48060000 ti,omap3-i2cH=txrxi2c37defaultEc i eeprom@50 ti,eepromPmailbox@48094000ti,omap3-mailboxmailboxH @dsp  spi@48098000ti,omap2-mcspiH Amcspi1@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspiH Bmcspi2 +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiH [mcspi3 tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiH 0mcspi4FGtx0rx01w@480b2000 ti,omap3-1wH :hdq1wmmc@4809c000ti,omap3-hsmmcH Smmc1=>txrx7defaultE(4Dmmc@480b4000ti,omap3-hsmmcH @Vmmc2/0txrx7defaultE(NDYmmc@480ad000ti,omap3-hsmmcH ^mmc3MNtxrx gdisabledmmu@480bd400nti,omap2-iommuH mmu_isp{cimmu@5d000000nti,omap2-iommu]mmu_iva gdisabledwdt@48314000 ti,omap3-wdtH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspH@mpu ;< commontxrxmcbsp1 txrx gdisabledmcbsp@49022000ti,omap3-mcbspI I mpusidetone>?commontxrxsidetonemcbsp2mcbsp2_sidetone!"txrxgokay7defaultEcimcbsp@49024000ti,omap3-mcbspI@I mpusidetoneYZcommontxrxsidetonemcbsp3mcbsp3_sidetonetxrx gdisabledmcbsp@49026000ti,omap3-mcbspI`mpu 67 commontxrxmcbsp4txrx gdisabledmcbsp@48096000ti,omap3-mcbspH `mpu QR commontxrxmcbsp5txrx gdisabledsham@480c3000ti,omap3-shamshamH 0d1Erxsmartreflex@480cb000ti,omap3-smartreflex-coresmartreflex_coreH smartreflex@480c9000ti,omap3-smartreflex-ivasmartreflex_mpu_ivaH timer@48318000ti,omap3430-timerH1%timer1timer@49032000ti,omap3430-timerI &timer2timer@49034000ti,omap3430-timerI@'timer3timer@49036000ti,omap3430-timerI`(timer4timer@49038000ti,omap3430-timerI)timer5timer@4903a000ti,omap3430-timerI*timer6timer@4903c000ti,omap3430-timerI+timer7timer@4903e000ti,omap3430-timerI,timer8timer@49040000ti,omap3430-timerI-timer9timer@48086000ti,omap3430-timerH`.timer10timer@48088000ti,omap3430-timerH/timer11timer@48304000ti,omap3430-timerH0@_timer12usbhstll@48062000 ti,usbhs-tllH N usb_tll_hsusbhshost@48064000ti,usbhs-hostH@ usb_host_hs ehci-phyohci@48064400ti,ohci-omap3HD&Lehci@48064800 ti,ehci-omapHH&Mgpmc@6e000000ti,omap3430-gpmcgpmcnrxtx  0,cinand@0,0ti,omap2-nand &micron,mt29c4g96maz*9Kbch8[lz,,",(6@RR"(4partition@0LSPLpartition@80000LU-Bootpartition@1c0000 LEnvironment(partition@280000LKernel80partition@780000 LFilesystemhethernet@gpmcsmsc,lan9221smsc,lan9115R]lz*$  o*}$<6$4"* (57defaultE &usb_otg_hs@480ab000ti,omap3-musbH \]mcdma usb_otg_hsKV^ gv ~usb2-phyj2dss@48050000 ti,omap3-dssHgok dss_corefckdispc@48050400ti,omap3-dispcH dss_dispcfckencoder@4804fc00 ti,omap3-dsiHH@H protophypll gdisabled dss_dsi1 fcksys_clkencoder@48050800ti,omap3-rfbiH gdisabled dss_rfbifckickencoder@48050c00ti,omap3-vencH  gdisabled dss_vencfcktv_dac_clkportendpointc i ssi-controller@48058000 ti,omap3-ssissigokHHsysgddGgdd_mpu r ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portHHtxrx&CDssi-port@4805b000ti,omap3-ssi-portHHtxrx&EFserial@49042000ti,omap3-uartI PQRtxrxuart4lregulator-abb-mpu ti,abb-v1 xabb_mpu_ivaH0rH0hbase-addressint-address`sO7pinmux@480025a0 ti,omap3-padconfpinctrl-singleH%\7defaultEpinmux_hsusbb1_pins`O:8L N < > @ B D F H J cipinmux_leds_pinsOTVXciisp@480bc000 ti,omap3-ispH H qportsbandgapH%$ti,omap36xx-bandgapsoundti,omap-twl4030&igep2/regulator-vdd33regulator-fixedxvdd338regulator-vddvarioregulator-fixed xvddvario8ciregulator-vdd33aregulator-fixedxvdd33a8cileds7defaultE gpio-ledsbootLomap3:green:boot LRonuser0Lomap3:red:user0 LRoffuser1Lomap3:red:user1 LRoffuser2Lomap3:green:user1 Lhsusb1_power_regregulator-fixed xhsusb1_vbus2Z2Z `epcihsusb1_phyusb-nop-xceiv vciencoder@0 ti,tfp410  portsport@0endpoint@0 ciport@1endpoint@0 c i connector@0dvi-connectorLdvi portendpoint c i fixedregulator-mmcsdioregulator-fixedxvmmcsdio_fixed2Z2Zcimmc2_pwrseqmmc-pwrseq-simplev  ci #address-cells#size-cellscompatibleinterrupt-parentmodelstdout-pathi2c0i2c1i2c2serial0serial1serial2serial3device_typeregclocksclock-namesclock-latencyoperating-pointsinterruptsti,hwmodsranges#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinslinux,phandlesysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplyvmmc_aux-supplybus-widthmmc-pwrseqnon-removablestatus#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport1-modephysgpmc,num-csgpmc,num-waitpinslinux,mtd-namenand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelbank-widthgpmc,mux-add-datagpmc,oe-on-nsgpmc,we-on-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsenvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowerremote-endpointdata-lines#address-cellti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-type#thermal-sensor-cellsti,modelti,mcbspregulator-always-ongpiosdefault-stategpiostartup-delay-usreset-gpiosvcc-supplypowerdown-gpiosdigitalddc-i2c-bus