8,(e/isee,omap3-igep0030-rev-gti,omap36xxti,omap3&*7IGEP COM MODULE Rev. G (TI OMAP AM/DM37x)chosen=/ocp/serial@49020000aliasesI/ocp/i2c@48070000N/ocp/i2c@48072000S/ocp/i2c@48060000X/ocp/serial@4806a000`/ocp/serial@4806c000h/ocp/serial@49020000p/ocp/serial@49042000memoryxmemory cpuscpu@0arm,cortex-a8xcpucpus 'O 57pmuarm,cortex-a8-pmuTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocpti,omap3-l3-smxsimple-bush l3_mainl4@48000000ti,omap3-l4-coresimple-bus Hscm@2000ti,omap3-scmsimple-bus  pinmux@30 ti,omap3-padconfpinctrl-single087defaultEpinmux_uart1_pinsORLcipinmux_uart3_pinsOnpcipinmux_mcbsp2_pins O cipinmux_mmc1_pins0Ocipinmux_mmc2_pins0O(*,.02cipinmux_i2c1_pinsOcipinmux_i2c3_pinsOcipinmux_twl4030_pinsOAcipinmux_hsusb2_pins0O      cipinmux_uart2_pins O<>@Bcipinmux_lbep5clwmc_pinsO46:cipinmux_leds_pinsOciscm_conf@270sysconsimple-busp0 p0cipbias_regulatorti,pbias-omap3ti,pbias-omapqpbias_mmc_omap2430xpbias_mmc_omap2430w@-ciclocksmcbsp5_mux_fckti,composite-mux-clockhcimcbsp5_fckti,composite-clockmcbsp1_mux_fckti,composite-mux-clockc i mcbsp1_fckti,composite-clock mcbsp2_mux_fckti,composite-mux-clock c i mcbsp2_fckti,composite-clock mcbsp3_mux_fckti,composite-mux-clock hcimcbsp3_fckti,composite-clockmcbsp4_mux_fckti,composite-mux-clock hcimcbsp4_fckti,composite-clockclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \pinmux_twl4030_vpins Ociaes@480c5000 ti,omap3-aesaesH PPABtxrxprm@48306000 ti,omap3-prmH0`@ clocksvirt_16_8m_ck fixed-clockYciosc_sys_ck ti,mux-clock @cisys_ckti,divider-clockpcisys_clkout1ti,gate-clock pdpll3_x2_ckfixed-factor-clockdpll3_m2x2_ckfixed-factor-clockcidpll4_x2_ckfixed-factor-clockcorex2_fckfixed-factor-clockciwkup_l4_ickfixed-factor-clockcNiNcorex2_d3_fckfixed-factor-clockcicorex2_d5_fckfixed-factor-clockciclockdomainscm@48004000 ti,omap3-cmH@@clocksdummy_apb_pclk fixed-clockomap_32k_fck fixed-clockc@i@virt_12m_ck fixed-clockcivirt_13m_ck fixed-clock]@civirt_19200000_ck fixed-clock$civirt_26000000_ck fixed-clockcivirt_38_4m_ck fixed-clockIcidpll4_ckti,omap3-dpll-per-j-type-clock D 0cidpll4_m2_ckti,divider-clock? Hc i dpll4_m2x2_mul_ckfixed-factor-clock c!i!dpll4_m2x2_ckti,hsdiv-gate-clock! 'c"i"omap_96m_alwon_fckfixed-factor-clock"c)i)dpll3_ckti,omap3-dpll-core-clock @ 0cidpll3_m3_ckti,divider-clock@c#i#dpll3_m3x2_mul_ckfixed-factor-clock#c$i$dpll3_m3x2_ckti,hsdiv-gate-clock$  'c%i%emu_core_alwon_ckfixed-factor-clock%cbibsys_altclk fixed-clockc.i.mcbsp_clks fixed-clockcidpll3_m2_ckti,divider-clock @cicore_ckfixed-factor-clockc&i&dpll1_fckti,divider-clock& @c'i'dpll1_ckti,omap3-dpll-clock'  $ @ 4cidpll1_x2_ckfixed-factor-clockc(i(dpll1_x2m2_ckti,divider-clock( Dc<i<cm_96m_fckfixed-factor-clock)c*i*omap_96m_fck ti,mux-clock* @cEiEdpll4_m3_ckti,divider-clock @c+i+dpll4_m3x2_mul_ckfixed-factor-clock+c,i,dpll4_m3x2_ckti,hsdiv-gate-clock, 'c-i-omap_54m_fck ti,mux-clock-. @c8i8cm_96m_d2_fckfixed-factor-clock*c/i/omap_48m_fck ti,mux-clock/. @c0i0omap_12m_fckfixed-factor-clock0cGiGdpll4_m4_ckti,divider-clock @c1i1dpll4_m4x2_mul_ckti,fixed-factor-clock1=KXc2i2dpll4_m4x2_ckti,gate-clock2 'Xcidpll4_m5_ckti,divider-clock?@c3i3dpll4_m5x2_mul_ckti,fixed-factor-clock3=KXc4i4dpll4_m5x2_ckti,hsdiv-gate-clock4 'Xcjijdpll4_m6_ckti,divider-clock?@c5i5dpll4_m6x2_mul_ckfixed-factor-clock5c6i6dpll4_m6x2_ckti,hsdiv-gate-clock6 'c7i7emu_per_alwon_ckfixed-factor-clock7ccicclkout2_src_gate_ck ti,composite-no-wait-gate-clock& pc9i9clkout2_src_mux_ckti,composite-mux-clock&*8 pc:i:clkout2_src_ckti,composite-clock9:c;i;sys_clkout2ti,divider-clock;@ pkmpu_ckfixed-factor-clock<c=i=arm_fckti,divider-clock= $emu_mpu_alwon_ckfixed-factor-clock=cdidl3_ickti,divider-clock& @c>i>l4_ickti,divider-clock> @c?i?rm_ickti,divider-clock? @gpt10_gate_fckti,composite-gate-clock  cAiAgpt10_mux_fckti,composite-mux-clock@ @cBiBgpt10_fckti,composite-clockABgpt11_gate_fckti,composite-gate-clock  cCiCgpt11_mux_fckti,composite-mux-clock@ @cDiDgpt11_fckti,composite-clockCDcore_96m_fckfixed-factor-clockEcimmchs2_fckti,wait-gate-clock cimmchs1_fckti,wait-gate-clock cii2c3_fckti,wait-gate-clock cii2c2_fckti,wait-gate-clock cii2c1_fckti,wait-gate-clock cimcbsp5_gate_fckti,composite-gate-clock  cimcbsp1_gate_fckti,composite-gate-clock  c i core_48m_fckfixed-factor-clock0cFiFmcspi4_fckti,wait-gate-clockF cimcspi3_fckti,wait-gate-clockF cimcspi2_fckti,wait-gate-clockF cimcspi1_fckti,wait-gate-clockF ciuart2_fckti,wait-gate-clockF ciuart1_fckti,wait-gate-clockF  cicore_12m_fckfixed-factor-clockGcHiHhdq_fckti,wait-gate-clockH cicore_l3_ickfixed-factor-clock>cIiIsdrc_ickti,wait-gate-clockI cigpmc_fckfixed-factor-clockIcore_l4_ickfixed-factor-clock?cJiJmmchs2_ickti,omap3-interface-clockJ cimmchs1_ickti,omap3-interface-clockJ cihdq_ickti,omap3-interface-clockJ cimcspi4_ickti,omap3-interface-clockJ cimcspi3_ickti,omap3-interface-clockJ cimcspi2_ickti,omap3-interface-clockJ cimcspi1_ickti,omap3-interface-clockJ cii2c3_ickti,omap3-interface-clockJ cii2c2_ickti,omap3-interface-clockJ cii2c1_ickti,omap3-interface-clockJ ciuart2_ickti,omap3-interface-clockJ ciuart1_ickti,omap3-interface-clockJ  cigpt11_ickti,omap3-interface-clockJ  cigpt10_ickti,omap3-interface-clockJ  cimcbsp5_ickti,omap3-interface-clockJ  cimcbsp1_ickti,omap3-interface-clockJ  ciomapctrl_ickti,omap3-interface-clockJ cidss_tv_fckti,gate-clock8cidss_96m_fckti,gate-clockEcidss2_alwon_fckti,gate-clockcidummy_ck fixed-clockgpt1_gate_fckti,composite-gate-clock cKiKgpt1_mux_fckti,composite-mux-clock@ @cLiLgpt1_fckti,composite-clockKLaes2_ickti,omap3-interface-clockJ ciwkup_32k_fckfixed-factor-clock@cMiMgpio1_dbckti,gate-clockM cisha12_ickti,omap3-interface-clockJ ciwdt2_fckti,wait-gate-clockM ciwdt2_ickti,omap3-interface-clockN ciwdt1_ickti,omap3-interface-clockN cigpio1_ickti,omap3-interface-clockN ciomap_32ksync_ickti,omap3-interface-clockN cigpt12_ickti,omap3-interface-clockN cigpt1_ickti,omap3-interface-clockN ciper_96m_fckfixed-factor-clock)c i per_48m_fckfixed-factor-clock0cOiOuart3_fckti,wait-gate-clockO cigpt2_gate_fckti,composite-gate-clockcPiPgpt2_mux_fckti,composite-mux-clock@@cQiQgpt2_fckti,composite-clockPQgpt3_gate_fckti,composite-gate-clockcRiRgpt3_mux_fckti,composite-mux-clock@@cSiSgpt3_fckti,composite-clockRSgpt4_gate_fckti,composite-gate-clockcTiTgpt4_mux_fckti,composite-mux-clock@@cUiUgpt4_fckti,composite-clockTUgpt5_gate_fckti,composite-gate-clockcViVgpt5_mux_fckti,composite-mux-clock@@cWiWgpt5_fckti,composite-clockVWgpt6_gate_fckti,composite-gate-clockcXiXgpt6_mux_fckti,composite-mux-clock@@cYiYgpt6_fckti,composite-clockXYgpt7_gate_fckti,composite-gate-clockcZiZgpt7_mux_fckti,composite-mux-clock@@c[i[gpt7_fckti,composite-clockZ[gpt8_gate_fckti,composite-gate-clock c\i\gpt8_mux_fckti,composite-mux-clock@@c]i]gpt8_fckti,composite-clock\]gpt9_gate_fckti,composite-gate-clock c^i^gpt9_mux_fckti,composite-mux-clock@@c_i_gpt9_fckti,composite-clock^_per_32k_alwon_fckfixed-factor-clock@c`i`gpio6_dbckti,gate-clock`cigpio5_dbckti,gate-clock`cigpio4_dbckti,gate-clock`cigpio3_dbckti,gate-clock`cigpio2_dbckti,gate-clock` ciwdt3_fckti,wait-gate-clock` ciper_l4_ickfixed-factor-clock?caiagpio6_ickti,omap3-interface-clockacigpio5_ickti,omap3-interface-clockacigpio4_ickti,omap3-interface-clockacigpio3_ickti,omap3-interface-clockacigpio2_ickti,omap3-interface-clocka ciwdt3_ickti,omap3-interface-clocka ciuart3_ickti,omap3-interface-clocka ciuart4_ickti,omap3-interface-clockacigpt9_ickti,omap3-interface-clocka cigpt8_ickti,omap3-interface-clocka cigpt7_ickti,omap3-interface-clockacigpt6_ickti,omap3-interface-clockacigpt5_ickti,omap3-interface-clockacigpt4_ickti,omap3-interface-clockacigpt3_ickti,omap3-interface-clockacigpt2_ickti,omap3-interface-clockacimcbsp2_ickti,omap3-interface-clockacimcbsp3_ickti,omap3-interface-clockacimcbsp4_ickti,omap3-interface-clockacimcbsp2_gate_fckti,composite-gate-clockc i mcbsp3_gate_fckti,composite-gate-clockcimcbsp4_gate_fckti,composite-gate-clockciemu_src_mux_ck ti,mux-clockbcd@ceieemu_src_ckti,clkdm-gate-clockecfifpclk_fckti,divider-clockf@pclkx2_fckti,divider-clockf@atclk_fckti,divider-clockf@traceclk_src_fck ti,mux-clockbcd@cgigtraceclk_fckti,divider-clockg @secure_32k_fck fixed-clockchihgpt12_fckfixed-factor-clockhwdt1_fckfixed-factor-clockhsecurity_l4_ick2fixed-factor-clock?ciiiaes1_ickti,omap3-interface-clocki rng_ickti,omap3-interface-clocki sha11_ickti,omap3-interface-clocki des1_ickti,omap3-interface-clocki cam_mclkti,gate-clockjXcam_ick!ti,omap3-no-wait-interface-clock?cicsi2_96m_fckti,gate-clockcisecurity_l3_ickfixed-factor-clock>ckikpka_ickti,omap3-interface-clockk icr_ickti,omap3-interface-clockJ des2_ickti,omap3-interface-clockJ mspro_ickti,omap3-interface-clockJ mailboxes_ickti,omap3-interface-clockJ ssi_l4_ickfixed-factor-clock?crirsr1_fckti,wait-gate-clock sr2_fckti,wait-gate-clock sr_l4_ickfixed-factor-clock?dpll2_fckti,divider-clock&@clildpll2_ckti,omap3-dpll-clockl$@4cmimdpll2_m2_ckti,divider-clockmDcniniva2_ckti,wait-gate-clockncimodem_fckti,omap3-interface-clock cisad2d_ickti,omap3-interface-clock> cimad2d_ickti,omap3-interface-clock> cimspro_fckti,wait-gate-clock ssi_ssr_gate_fck_3430es2 ti,composite-no-wait-gate-clock coiossi_ssr_div_fck_3430es2ti,composite-divider-clock @$cpipssi_ssr_fck_3430es2ti,composite-clockopcqiqssi_sst_fck_3430es2fixed-factor-clockqcihsotgusb_ick_3430es2"ti,omap3-hsotgusb-interface-clockI cissi_ick_3430es2ti,omap3-ssi-interface-clockr ciusim_gate_fckti,composite-gate-clockE  c}i}sys_d2_ckfixed-factor-clockctitomap_96m_d2_fckfixed-factor-clockEcuiuomap_96m_d4_fckfixed-factor-clockEcvivomap_96m_d8_fckfixed-factor-clockEcwiwomap_96m_d10_fckfixed-factor-clockE cxixdpll5_m2_d4_ckfixed-factor-clockscyiydpll5_m2_d8_ckfixed-factor-clocksczizdpll5_m2_d16_ckfixed-factor-clocksc{i{dpll5_m2_d20_ckfixed-factor-clocksc|i|usim_mux_fckti,composite-mux-clock(tuvwxyz{| @c~i~usim_fckti,composite-clock}~usim_ickti,omap3-interface-clockN  cidpll5_ckti,omap3-dpll-clock  $ L 4cidpll5_m2_ckti,divider-clock Pcsissgx_gate_fckti,composite-gate-clock& cicore_d3_ckfixed-factor-clock&cicore_d4_ckfixed-factor-clock&cicore_d6_ckfixed-factor-clock&ciomap_192m_alwon_fckfixed-factor-clock"cicore_d2_ckfixed-factor-clock&cisgx_mux_fckti,composite-mux-clock * @cisgx_fckti,composite-clocksgx_ickti,wait-gate-clock> cicpefuse_fckti,gate-clock cits_fckti,gate-clock@ ciusbtll_fckti,wait-gate-clocks ciusbtll_ickti,omap3-interface-clockJ cimmchs3_ickti,omap3-interface-clockJ cimmchs3_fckti,wait-gate-clock cidss1_alwon_fck_3430es2ti,dss-gate-clockXcidss_ick_3430es2ti,omap3-dss-interface-clock?ciusbhost_120m_fckti,gate-clocksciusbhost_48m_fckti,dss-gate-clock0ciusbhost_ickti,omap3-dss-interface-clock?ciuart4_fckti,wait-gate-clockOciclockdomainscore_l3_clkdmti,clockdomaindpll3_clkdmti,clockdomaindpll1_clkdmti,clockdomainper_clkdmti,clockdomainlemu_clkdmti,clockdomainfdpll4_clkdmti,clockdomainwkup_clkdmti,clockdomain$dss_clkdmti,clockdomaincore_l4_clkdmti,clockdomaincam_clkdmti,clockdomainiva2_clkdmti,clockdomaindpll2_clkdmti,clockdomainmd2d_clkdmti,clockdomain dpll5_clkdmti,clockdomainsgx_clkdmti,clockdomainusbhost_clkdmti,clockdomain counter@48320000ti,omap-counter32kH2  counter_32kinterrupt-controller@48200000ti,omap3-intcH cidma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaH`  `cigpio@48310000ti,omap3-gpioH1gpio1cigpio@49050000ti,omap3-gpioIgpio2cigpio@49052000ti,omap3-gpioI gpio3gpio@49054000ti,omap3-gpioI@ gpio4gpio@49056000ti,omap3-gpioI`!gpio5cigpio@49058000ti,omap3-gpioI"gpio6ciserial@4806a000ti,omap3-uartH H12txrxuart1l7defaultEserial@4806c000ti,omap3-uartHI34txrxuart2l7defaultEserial@49020000ti,omap3-uartIJ56txrxuart3l7defaultEi2c@48070000 ti,omap3-i2cH8txrxi2c17defaultE'@twl@48H& ti,twl40307defaultEaudioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci "watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1 ' regulator-vdacti,twl4030-vdacw@w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0ciregulator-vmmc2ti,twl4030-vmmc2:0regulator-vusb1v5ti,twl4030-vusb1v5ciregulator-vusb1v8ti,twl4030-vusb1v8ciregulator-vusb3v1ti,twl4030-vusb3v1ciregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@regulator-vsimti,twl4030-vsimw@-cigpioti,twl4030-gpio0citwl4030-usbti,twl4030-usb <JXfocipwmti,twl4030-pwmzpwmledti,twl4030-pwmledzpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypadmadcti,twl4030-madci2c@48072000 ti,omap3-i2cH 9txrxi2c2 disabledi2c@48060000 ti,omap3-i2cH=txrxi2c37defaultEmailbox@48094000ti,omap3-mailboxmailboxH @dsp  spi@48098000ti,omap2-mcspiH Amcspi1@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspiH Bmcspi2 +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiH [mcspi3 tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiH 0mcspi4FGtx0rx01w@480b2000 ti,omap3-1wH :hdq1wmmc@4809c000ti,omap3-hsmmcH Smmc1=>txrx"7defaultE/;Kmmc@480b4000ti,omap3-hsmmcH @Vmmc2/0txrx7defaultE/KUwlcore@2 ti,wl1835&mmc@480ad000ti,omap3-hsmmcH ^mmc3MNtxrx disabledmmu@480bd400cti,omap2-iommuH mmu_isppcimmu@5d000000cti,omap2-iommu]mmu_iva disabledwdt@48314000 ti,omap3-wdtH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspH@mpu ;< commontxrxmcbsp1 txrx disabledmcbsp@49022000ti,omap3-mcbspI I mpusidetone>?commontxrxsidetonemcbsp2mcbsp2_sidetone!"txrxokay7defaultEcimcbsp@49024000ti,omap3-mcbspI@I mpusidetoneYZcommontxrxsidetonemcbsp3mcbsp3_sidetonetxrx disabledmcbsp@49026000ti,omap3-mcbspI`mpu 67 commontxrxmcbsp4txrx disabledmcbsp@48096000ti,omap3-mcbspH `mpu QR commontxrxmcbsp5txrx disabledsham@480c3000ti,omap3-shamshamH 0d1Erxsmartreflex@480cb000ti,omap3-smartreflex-coresmartreflex_coreH smartreflex@480c9000ti,omap3-smartreflex-ivasmartreflex_mpu_ivaH timer@48318000ti,omap3430-timerH1%timer1timer@49032000ti,omap3430-timerI &timer2timer@49034000ti,omap3430-timerI@'timer3timer@49036000ti,omap3430-timerI`(timer4timer@49038000ti,omap3430-timerI)timer5timer@4903a000ti,omap3430-timerI*timer6timer@4903c000ti,omap3430-timerI+timer7timer@4903e000ti,omap3430-timerI,timer8timer@49040000ti,omap3430-timerI-timer9timer@48086000ti,omap3430-timerH`.timer10timer@48088000ti,omap3430-timerH/timer11timer@48304000ti,omap3430-timerH0@_timer12usbhstll@48062000 ti,usbhs-tllH N usb_tll_hsusbhshost@48064000ti,usbhs-hostH@ usb_host_hs ehci-phyohci@48064400ti,ohci-omap3HD&Lehci@48064800 ti,ehci-omapHH&Mgpmc@6e000000ti,omap3430-gpmcgpmcnrxtx0cinand@0,0ti,omap2-nand &micron,mt29c4g96maz.@bch8Pao,,",(6@RR()partition@0ASPLpartition@80000AU-Bootpartition@1c0000 AEnvironment(partition@280000AKernel80partition@780000 AFilesystemhusb_otg_hs@480ab000ti,omap3-musbH \]mcdma usb_otg_hsGRZ cr zusb2-phyj2dss@48050000 ti,omap3-dssH disabled dss_corefckdispc@48050400ti,omap3-dispcH dss_dispcfckencoder@4804fc00 ti,omap3-dsiHH@H protophypll disabled dss_dsi1 fcksys_clkencoder@48050800ti,omap3-rfbiH disabled dss_rfbifckickencoder@48050c00ti,omap3-vencH  disabled dss_vencfcktv_dac_clkssi-controller@48058000 ti,omap3-ssissiokHHsysgddGgdd_mpu q ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portHHtxrx&CDssi-port@4805b000ti,omap3-ssi-portHHtxrx&EFserial@49042000ti,omap3-uartI PQRtxrxuart4lregulator-abb-mpu ti,abb-v1 xabb_mpu_ivaH0rH0hbase-addressint-address`sO7pinmux@480025a0 ti,omap3-padconfpinctrl-singleH%\7defaultEpinmux_hsusb2_core2_pins0OPRT V X Z cipinmux_leds_core2_pinsO@ciisp@480bc000 ti,omap3-ispH H qportsbandgapH%$ti,omap36xx-bandgapsoundti,omap-twl4030igep2regulator-vdd33regulator-fixedxvdd33gpio_leds gpio-leds7defaultEuser0Aomap3:red:user0 -3offuser1Aomap3:green:user1 -3offuser2Aomap3:red:user1 -3offbootAomap3:green:boot -3onhsusb2_phyusb-nop-xceiv Aciregulator-lbep5clwmc-wlenregulator-fixedxregulator-lbep5clwmc-wlen2Z2Z M Rci #address-cells#size-cellscompatibleinterrupt-parentmodelstdout-pathi2c0i2c1i2c2serial0serial1serial2serial3device_typeregclocksclock-namesclock-latencyoperating-pointsinterruptsti,hwmodsranges#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinslinux,phandlesysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cellsstatus#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplyvmmc_aux-supplybus-widthnon-removable#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport2-modephysgpmc,num-csgpmc,num-waitpinslinux,mtd-namenand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespower#address-cellti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-type#thermal-sensor-cellsti,modelti,mcbspregulator-always-ongpiosdefault-statereset-gpiosgpioenable-active-high