Ð þíNµ8J`(UJ((,haoyu,marsboard-rk3066rockchip,rk3066a7MarsBoard RK3066chosenaliases=/ethernet@10204000G/i2c@2002d000L/i2c@2002f000Q/i2c@20056000V/i2c@2005a000[/i2c@2005e000`/dwmmc@1021c000f/dwmmc@10214000l/dwmmc@10218000r/serial@10124000z/serial@10126000‚/serial@20064000Š/serial@20068000’/spi@20070000—/spi@20074000memoryœmemory¨`@amba ,simple-bus¬dma-controller@20018000,arm,pl330arm,primecell¨ €@³¾ÉäÀ ëapb_pclk÷0ý0dma-controller@2001c000,arm,pl330arm,primecell¨ À@³¾ÉäÀ ëapb_pclk disableddma-controller@20078000,arm,pl330arm,primecell¨ €@³¾ÉäÁ ëapb_pclk÷%ý%oscillator ,fixed-clock n6)xin24ml2-cache-controller@10138000,arm,pl310-cache¨€<J÷.ý.scu@1013c000,arm,cortex-a9-scu¨Àglobal-timer@1013c200,arm,cortex-a9-global-timer¨  ³ älocal-timer@1013c600,arm,cortex-a9-twd-timer¨Æ  ³ äinterrupt-controller@1013d000,arm,cortex-a9-gicVk¨ÐÁ÷ýserial@10124000,snps,dw-apb-uart¨@ ³"|†ëbaudclkapb_pclkä@Lokay“default¡serial@10126000,snps,dw-apb-uart¨` ³#|†ëbaudclkapb_pclkäAMokay“default¡usb@10180000,rockchip,rk3066-usbsnps,dwc2¨ ³äÃëotg«otg³ÅÔ€€@@ ãí òusb2-phyokayusb@101c0000 ,snps,dwc2¨ ³äÉëotg«hostí òusb2-phyokayethernet@10204000,rockchip,rk3066-emac¨ @< ³üäÄD ëhclkmacref drmiiokay “default ¡ ethernet-phy@0¨ ³÷ýdwmmc@10214000,rockchip,rk2928-dw-mshc¨!@ ³äÀHëbiuciu+okay“default¡6dwmmc@10218000,rockchip,rk2928-dw-mshc¨!€ ³äÁIëbiuciu+ disabled“default¡dwmmc@1021c000,rockchip,rk2928-dw-mshc¨!À ³äÂJëbiuciu+ disabledpmu@20004000,rockchip,rk3066-pmusyscon¨ @grf@20008000,syscon¨ €÷ýi2c@2002d000,rockchip,rk3066-i2c¨ Ð ³(üëi2cäP disabled“default¡i2c@2002f000,rockchip,rk3066-i2c¨ ð ³)üäQëi2cokay“default¡ €tps@2d¨-³BNZfr~Š– ,ti,tps65910regulatorsregulator@0£vcc_rtc²¨Ævrtcregulator@1£vcc_io²¨Ævio÷ýregulator@2£vdd_armÛ 'Àóã` ²¨Ævdd1regulator@3£vcc_ddrÛ 'Àóã` ²¨Ævdd2regulator@5 £vcc18_cif²¨Ævdig1regulator@6£vdd_11²¨Ævdig2regulator@7£vcc_25²¨Ævpllregulator@8£vcc_18²¨Ævdacregulator@9 £vcc25_hdmi²¨ Ævaux1regulator@10£vcca_33²¨ Ævaux2regulator@11 £vcc_rmii¨ Ævaux33÷ ý regulator@12 £vcc28_cif²¨ Ævmmcregulator@4¨Ævdd3regulator@13¨ Ævbbpwm@20030000,rockchip,rk2928-pwm¨ äF disabled“default¡pwm@20030010,rockchip,rk2928-pwm¨ äF disabled“default¡watchdog@2004c000 ,rockchip,rk3066-wdtsnps,dw-wdt¨ ÀäK ³3okaypwm@20050020,rockchip,rk2928-pwm¨  äG disabled“default¡pwm@20050030,rockchip,rk2928-pwm¨ 0äGokay“default¡÷5ý5i2c@20056000,rockchip,rk3066-i2c¨ ` ³*üäRëi2c disabled“default¡ i2c@2005a000,rockchip,rk3066-i2c¨   ³+üäSëi2c disabled“default¡!i2c@2005e000,rockchip,rk3066-i2c¨ à ³4üäTëi2c disabled“default¡"serial@20064000,snps,dw-apb-uart¨ @ ³$|†ëbaudclkapb_pclkäBNokay“default¡#serial@20068000,snps,dw-apb-uart¨ € ³%|†ëbaudclkapb_pclkäCOokay“default¡$saradc@2006c000,rockchip,saradc¨ À ³(äGJësaradcapb_pclk disabledspi@20070000,rockchip,rk3066-spiäEHëspiclkapb_pclk ³&¨ :% % ?txrx disabled“default¡&'()spi@20074000,rockchip,rk3066-spiäFIëspiclkapb_pclk ³'¨ @:% % ?txrx disabled“default¡*+,-cpusIrockchip,rk3066-smpcpu@0œcpu,arm,cortex-a9W.¨8h›@Ö O€íØa€*ˆ s€*ˆ 'ÀÈà°ÀÈàÂÀg8yœ@äcpu@1œcpu,arm,cortex-a9W.¨sram@10080000 ,mmio-sram¨ ¬smp-sram@0,rockchip,rk3066-smp-sram¨Pi2s@10118000,rockchip,rk3066-i2s¨€  ³“default¡/:00?txrxëi2s_hclki2s_clkäÆK‡¢ disabledi2s@1011a000,rockchip,rk3066-i2s¨   ³ “default¡1:00?txrxëi2s_hclki2s_clkäÇL‡¢ disabledi2s@1011c000,rockchip,rk3066-i2s¨À  ³“default¡2:0 0 ?txrxëi2s_hclki2s_clkäÈM‡¢ disabledclock-controller@20000000,rockchip,rk3066a-cru¨ ü¼÷ýtimer@2000e000,snps,dw-apb-timer-osc¨ à ³.äVD ëtimerpclkefuse@20010000,rockchip,rockchip-efuse¨ @ä[ ëpclk_efusecpu_leakage¨timer@20038000,snps,dw-apb-timer-osc¨ € ³,äTB ëtimerpclktimer@2003a000,snps,dw-apb-timer-osc¨   ³-äUC ëtimerpclktsadc@20060000,rockchip,rk3066-tsadc¨ ä]]ësaradcapb_pclk ³( disabledphy1,rockchip,rk3066a-usb-phyrockchip,rk3288-usb-phyüokayusb-phy0ɨ|äQëphyclk÷ýusb-phy1ɨˆäRëphyclk÷ýpinctrl,rockchip,rk3066a-pinctrlü¬gpio0@20034000,rockchip,gpio-bank¨ @ ³6äUÔäVkgpio1@2003c000,rockchip,gpio-bank¨ À ³7äVÔäVk÷ ý gpio2@2003e000,rockchip,gpio-bank¨ à ³8äWÔäVkgpio3@20080000,rockchip,gpio-bank¨  ³9äXÔäVk÷6ý6gpio4@20084000,rockchip,gpio-bank¨ @ ³:äYÔäVkgpio6@2000a000,rockchip,gpio-bank¨   ³<äZÔäVk÷ýpcfg_pull_defaultð÷4ý4pcfg_pull_none÷3ý3emacemac-xfer€33333333÷ ý emac-mdio 33÷ ý emmcemmc-clk4emmc-cmd 4emmc-rst 4i2c0i2c0-xfer 33÷ýi2c1i2c1-xfer 33÷ýi2c2i2c2-xfer 33÷ ý i2c3i2c3-xfer 33÷!ý!i2c4i2c4-xfer 33÷"ý"pwm0pwm0-out3÷ýpwm1pwm1-out3÷ýpwm2pwm2-out3÷ýpwm3pwm3-out3÷ýspi0spi0-clk4÷&ý&spi0-cs04÷)ý)spi0-tx4÷'ý'spi0-rx4÷(ý(spi0-cs14spi1spi1-clk4÷*ý*spi1-cs04÷-ý-spi1-rx4÷,ý,spi1-tx4÷+ý+spi1-cs14uart0uart0-xfer 44÷ýuart0-cts4uart0-rts4uart1uart1-xfer 44÷ýuart1-cts4uart1-rts4uart2uart2-xfer 4 4÷#ý#uart3uart3-xfer 44÷$ý$uart3-cts4uart3-rts4sd0sd0-clk4÷ýsd0-cmd 4÷ýsd0-cd4÷ýsd0-wp4sd0-bus-width1 4sd0-bus-width4@ 4 4 4 4÷ýsd1sd1-clk4÷ýsd1-cmd4÷ýsd1-cd4÷ýsd1-wp4sd1-bus-width14sd1-bus-width4@4444÷ýi2s0i2s0-bus44 4 4 4 4 444÷/ý/i2s1i2s1-bus`444444÷1ý1i2s2i2s2-bus`444444÷2ý2lan8720aphy-int3÷ ý vdd-log,pwm-regulator !5è£vdd_logÛO€óO€²&B@dO€*okaysdmmc-regulator,regulator-fixed £sdmmc-supplyÛ-ÆÀó-ÆÀ 469† J÷ývsys-regulator,regulator-fixed£vsysÛLK@óLK@ ÷ý #address-cells#size-cellsinterrupt-parentcompatiblemodelethernet0i2c0i2c1i2c2i2c3i2c4mshc0mshc1mshc2serial0serial1serial2serial3spi0spi1device_typeregrangesinterrupts#dma-cellsarm,pl330-broken-no-flushpclocksclock-nameslinux,phandlestatusclock-frequency#clock-cellsclock-output-namescache-unifiedcache-levelinterrupt-controller#interrupt-cellsreg-shiftreg-io-widthpinctrl-namespinctrl-0dr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeg-use-dmaphysphy-namesrockchip,grfmax-speedphy-modephyphy-supplyfifo-depthvmmc-supplyvcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvccio-supplyregulator-nameregulator-always-onregulator-compatibleregulator-min-microvoltregulator-max-microvoltregulator-boot-on#pwm-cells#io-channel-cellsdmasdma-namesenable-methodnext-level-cacheoperating-pointsclock-latencyrockchip,playback-channelsrockchip,capture-channels#reset-cells#phy-cellsgpio-controller#gpio-cellsbias-pull-pin-defaultbias-disablerockchip,pinspwmsvoltage-tablegpiostartup-delay-usvin-supply