|g8u(_tnetxeon,r89rockchip,rk3288&chosenaliases7/ethernet@ff290000A/i2c@ff650000F/i2c@ff140000K/i2c@ff660000P/i2c@ff150000U/i2c@ff160000Z/i2c@ff170000_/dwmmc@ff0f0000e/dwmmc@ff0c0000k/dwmmc@ff0d0000q/dwmmc@ff0e0000w/serial@ff180000/serial@ff190000/serial@ff690000/serial@ff1b0000/serial@ff1c0000/spi@ff110000/spi@ff120000/spi@ff130000memorymemoryarm-pmuarm,cortex-a12-pmu0cpusrockchip,rk3066-smpcpu@500cpuarm,cortex-a12`@p@ @OOa sB@ ~ ' 9  K 0 @,3?Ecpu@501cpuarm,cortex-a12?Ecpu@502cpuarm,cortex-a12?Ecpu@503cpuarm,cortex-a12?Eamba simple-busMdma-controller@ff250000arm,pl330arm,primecell%@T_, zapb_pclk?Edma-controller@ff600000arm,pl330arm,primecell`@T_, zapb_pclk disableddma-controller@ffb20000arm,pl330arm,primecell@T_, zapb_pclk?BEBreserved-memoryMdma-unusable@fe000000oscillator fixed-clockn6xin24m? E timerarm,armv7-timer0   n6timer@ff810000rockchip,rk3288-timer  H , a ztimerpclkdisplay-subsystemrockchip,display-subsystem dwmmc@ff0c0000rockchip,rk3288-dw-mshcр ,Drvzbiuciuciu-driveciu-sample  @okay!2DOYdefaultg q}dwmmc@ff0d0000rockchip,rk3288-dw-mshcр ,Eswzbiuciuciu-driveciu-sample ! @ disableddwmmc@ff0e0000rockchip,rk3288-dw-mshcр ,Ftxzbiuciuciu-driveciu-sample "@ disableddwmmc@ff0f0000rockchip,rk3288-dw-mshcр ,Guyzbiuciuciu-driveciu-sample #@ disabledsaradc@ff100000rockchip,saradc $,I[zsaradcapb_pclkokayspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi,ARzspiclkapb_pclk  txrx ,Ydefaultg disabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi,BSzspiclkapb_pclk txrx -Ydefaultg disabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi,CTzspiclkapb_pclktxrx .Ydefaultg disabledi2c@ff140000rockchip,rk3288-i2c >zi2c,MYdefaultg  disabledi2c@ff150000rockchip,rk3288-i2c ?zi2c,OYdefaultg! disabledi2c@ff160000rockchip,rk3288-i2c @zi2c,PYdefaultg" disabledi2c@ff170000rockchip,rk3288-i2c Azi2c,QYdefaultg#okayserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart 7,MUzbaudclkapb_pclkYdefaultg$okayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart 8,NVzbaudclkapb_pclkYdefaultg%okayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uarti 9,OWzbaudclkapb_pclkYdefaultg&okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart :,PXzbaudclkapb_pclkYdefaultg'okayserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart ;,QYzbaudclkapb_pclkYdefaultg(okaythermal-zonesreserve_thermal)cpu_thermald)tripscpu_alert0ppassive?*E*cpu_alert1$passive?+E+cpu_crit_ criticalcooling-mapsmap0* map1+ gpu_thermald)tripsgpu_alert0ppassive?,E,gpu_crit_ criticalcooling-mapsmap0, tsadc@ff280000rockchip,rk3288-tsadc( %,HZztsadcapb_pclk -tsadc-apbYinitdefaultsleepg-9.C-Mcsokayz?)E)ethernet@ff290000rockchip,rk3288-gmac) macirq/8,fgc]Mzstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macB -stmmacethok0rgmiiinput 1 'B@%52Ydefaultg3L0Uusb@ff500000 generic-ehciP ,zusbhost^4cusbokayusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2T ,zotgmhost^5 cusb2-phyokayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2X ,zotgmotgu@@ ^6 cusb2-phyokayusb@ff5c0000 generic-ehci\ ,zusbhost disabledi2c@ff650000rockchip,rk3288-i2ce <zi2c,LYdefaultg7okaypmic@40silergy,syr827@VDD_CPU, Pp'@<Pb8?Epmic@41silergy,syr828AVDD_GPU, Pp'@<Pb8rtc@51haoyu,hym8563Qxin32k&9Ydefaultg:pmic@5aactive-semi,act8846ZYdefaultg;<mregulatorsREG1VCC_DDROO<REG2VCC_IO2Z2Z<?ZEZREG3VDD_LOGB@B@<REG4VCC_20<REG5 VCCIO_SD2Z2Z<?EREG6 VDD10_LCDB@B@<REG7VCC_WL2Z2Z<REG8VCCA_332Z2Z<REG9VCC_LAN2Z2Z<?0E0REG10VDD_10B@B@<REG11VCC_18w@w@<?EREG12 VCC18_LCDw@w@<i2c@ff660000rockchip,rk3288-i2cf =zi2c,NYdefaultg= disabledpwm@ff680000rockchip,rk3288-pwmhYdefaultg>,^zpwmokaypwm@ff680010rockchip,rk3288-pwmhYdefaultg?,^zpwm disabledpwm@ff680020rockchip,rk3288-pwmh Ydefaultg@,^zpwm disabledpwm@ff680030rockchip,rk3288-pwmh0YdefaultgA,^zpwm disabledbus_intmem@ff700000 mmio-sramp Mpsmp-sram@0rockchip,rk3066-smp-sramsram@ff720000#rockchip,rk3288-pmu-srammmio-sramrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfds?Epower-controller!rockchip,rk3288-power-controller%h5 ?EEEpd_vio ,chgfdehilkjpd_hevc ,oppd_video ,pd_gpu ,syscon@ff740000rockchip,rk3288-sgrfsyscontclock-controller@ff760000rockchip,rk3288-cruv/H%jk$#gׄeрxhрxh?Esyscon@ff770000rockchip,rk3288-grfsysconw?/E/watchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdt,p Ookaysound@ff88b0000,rockchip,rk3288-spdifrockchip,rk3066-spdif zhclkmclk,TBtx UYdefaultgC/ disabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2s UBBtxrxzi2s_hclki2s_clk,RYdefaultgD disabledcypto-controller@ff8a0000rockchip,rk3288-crypto@ 0 ,}zaclkhclksclkapb_pclk -crypto-rstokayvop@ff930000rockchip,rk3288-vop ,zaclk_vopdclk_vophclk_vop E def -axiahbdclkFokayport? E endpoint@0!G?NENendpoint@2!H?LELiommu@ff930300rockchip,iommu  vopb_mmu E 1okay?FEFvop@ff940000rockchip,rk3288-vop ,zaclk_vopdclk_vophclk_vop E  -axiahbdclkIokayport? E endpoint@0!J?OEOendpoint@2!K?MEMiommu@ff940300rockchip,iommu  vopl_mmu E 1okay?IEImipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsi@ S,~d zrefpclk/ disabledportsportendpoint@0!L?HEHendpoint@1!M?KEKhdmi@ff980000rockchip,rk3288-dw-hdmi/ g,hm ziahbisfr E okayportsportendpoint@0!N?GEGendpoint@1!O?JEJinterrupt-controller@ffc01000 arm,gic-400>S  @ `   ?Eefuse@ffb40000rockchip,rockchip-efuse ,q zpclk_efusecpu_leakage@17phyrockchip,rk3288-usb-phy/okayusb-phy0d ,]zphyclk?6E6usb-phy1d4,^zphyclk?4E4usb-phy2dH,_zphyclk?5E5pinctrlrockchip,rk3288-pinctrl/Mgpio0@ff750000rockchip,gpio-banku Q,@o>S?9E9gpio1@ff780000rockchip,gpio-bankx R,Ao>Sgpio2@ff790000rockchip,gpio-banky S,Bo>Sgpio3@ff7a0000rockchip,gpio-bankz T,Co>Sgpio4@ff7b0000rockchip,gpio-bank{ U,Do>S?1E1gpio5@ff7c0000rockchip,gpio-bank| V,Eo>Sgpio6@ff7d0000rockchip,gpio-bank} W,Fo>Sgpio7@ff7e0000rockchip,gpio-bank~ X,Go>S?VEVgpio8@ff7f0000rockchip,gpio-bank Y,Ho>Shdmihdmi-ddc PPpcfg-pull-up?QEQpcfg-pull-downpcfg-pull-none?PEPpcfg-pull-none-12ma ?RERsleepglobal-pwroffPddrio-pwroffPddr0-retentionQddr1-retentionQi2c0i2c0-xfer PP?7E7i2c1i2c1-xfer PP? E i2c2i2c2-xfer  P P?=E=i2c3i2c3-xfer PP?!E!i2c4i2c4-xfer PP?"E"i2c5i2c5-xfer PP?#E#i2s0i2s0-bus`PPPPPP?DEDsdmmcsdmmc-clkP? E sdmmc-cmdQ? E sdmmc-cdQ?Esdmmc-bus1Qsdmmc-bus4@QQQQ?Esdio0sdio0-bus1Qsdio0-bus4@QQQQsdio0-cmdQsdio0-clkPsdio0-cdQsdio0-wpQsdio0-pwrQsdio0-bkpwrQsdio0-intQsdio1sdio1-bus1Qsdio1-bus4@QQQQsdio1-cdQsdio1-wpQsdio1-bkpwrQsdio1-intQsdio1-cmdQsdio1-clkPsdio1-pwr Qemmcemmc-clkPemmc-cmdQemmc-pwr Qemmc-bus1Qemmc-bus4@QQQQemmc-bus8QQQQQQQQspi0spi0-clk Q?Espi0-cs0 Q?Espi0-txQ?Espi0-rxQ?Espi0-cs1Qspi1spi1-clk Q?Espi1-cs0 Q?Espi1-rxQ?Espi1-txQ?Espi2spi2-cs1Qspi2-clkQ?Espi2-cs0Q?Espi2-rxQ?Espi2-tx Q?Euart0uart0-xfer QP?$E$uart0-ctsQuart0-rtsPuart1uart1-xfer Q P?%E%uart1-cts Quart1-rts Puart2uart2-xfer QP?&E&uart3uart3-xfer QP?'E'uart3-cts Quart3-rts Puart4uart4-xfer  Q P?(E(uart4-ctsQuart4-rtsPtsadcotp-gpio P?-E-otp-out P?.E.pwm0pwm0-pinP?>E>pwm1pwm1-pinP??E?pwm2pwm2-pinP?@E@pwm3pwm3-pinP?AEAgmacrgmii-pinsPPPPRRRRPPP RRPP?3E3rmii-pinsPPPPPPPPPPspdifspdif-tx P?CECpcfg-output-high?TETpcfg-output-low?SESact8846pmic-vselS?;E;pwr-holdT?<E<buttonspwrbtnQ?UEUirir-intQ?WEWpmicpmic-intQ?:E:usbhost-vbus-drvP?XEXotg-vbus-drv P?YEYexternal-gmac-clock fixed-clocksY@ ext_gmac?2E2gpio-keys gpio-keysYdefaultgUbutton@0 9tGPIO Key Power )dir-receivergpio-ir-receiver VYdefaultgWvcc-host-regulatorregulator-fixed; 9YdefaultgX vcc_host<Pvcc-otg-regulatorregulator-fixed; 9 YdefaultgYvcc_otg<Psdmmc-regulatorregulator-fixed sdmmc-supply2Z2Z V NbZ?Esys-regulatorregulator-fixed sys-supplyLK@LK@<P?8E8 #address-cells#size-cellscompatibleinterrupt-parentethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2device_typereginterruptsinterrupt-affinityenable-methodrockchip,pmuresetsoperating-points#cooling-cellsclock-latencyclockscpu0-supplylinux,phandleranges#dma-cellsarm,pl330-broken-no-flushpclock-namesstatusclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredportsclock-freq-min-maxfifo-depthbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaydisable-wpnum-slotspinctrl-namespinctrl-0vmmc-supplyvqmmc-supply#io-channel-cellsvref-supplydmasdma-namesreg-shiftreg-io-widthpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicereset-namespinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesrockchip,grfphy-supplyphy-modeclock_in_outsnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-usassigned-clocksassigned-clock-parentstx_delayrx_delayphysphy-namesdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeg-use-dmafcs,suspend-voltage-selectorregulator-nameregulator-enable-ramp-delayregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-always-onregulator-boot-onvin-supplysystem-power-controller#pwm-cells#power-domain-cells#reset-cellsassigned-clock-rates#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channelspower-domainsiommusremote-endpoint#iommu-cellsinterrupt-controller#interrupt-cells#phy-cellsgpio-controller#gpio-cellsrockchip,pinsbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowautorepeatgpioslinux,codelabellinux,input-typewakeup-sourcedebounce-intervalenable-active-highstartup-delay-us