8~(~Kgoogle,veyron-brain-rev0google,veyron-braingoogle,veyronrockchip,rk3288& 7Google Brainchosenaliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/dwmmc@ff0f0000k/dwmmc@ff0c0000q/dwmmc@ff0d0000w/dwmmc@ff0e0000}/serial@ff180000/serial@ff190000/serial@ff690000/serial@ff1b0000/serial@ff1c0000/spi@ff110000/spi@ff120000/spi@ff130000memorymemoryarm-pmuarm,cortex-a12-pmu0cpusrockchip,rk3066-smpcpu@500cpuarm,cortex-a12hw@\@p@ @@OOa sB@ ~ ' 9 K 0 $@29EKcpu@501cpuarm,cortex-a12EKcpu@502cpuarm,cortex-a12EKcpu@503cpuarm,cortex-a12EKamba simple-busSdma-controller@ff250000arm,pl330arm,primecell%@Ze2 apb_pclkEKdma-controller@ff600000arm,pl330arm,primecell`@Ze2 apb_pclk disableddma-controller@ffb20000arm,pl330arm,primecell@Ze2 apb_pclkEDKDreserved-memorySdma-unusable@fe000000oscillator fixed-clockn6xin24mE K timerarm,armv7-timer0   n6timer@ff810000rockchip,rk3288-timer  H 2 a timerpclkdisplay-subsystemrockchip,display-subsystem dwmmc@ff0c0000rockchip,rk3288-dw-mshcр 2Drvbiuciuciu-driveciu-sample  @ disableddwmmc@ff0d0000rockchip,rk3288-dw-mshcр 2Eswbiuciuciu-driveciu-sample ! @okay &3I Tbldefault z dwmmc@ff0e0000rockchip,rk3288-dw-mshcр 2Ftxbiuciuciu-driveciu-sample "@ disableddwmmc@ff0f0000rockchip,rk3288-dw-mshcр 2Guybiuciuciu-driveciu-sample #@okay  ITbldefault zsaradc@ff100000rockchip,saradc $2I[saradcapb_pclkW .saradc-apb disabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi2ARspiclkapb_pclk:  ?txrx ,ldefaultz disabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi2BSspiclkapb_pclk: ?txrx -ldefaultz disabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi2CTspiclkapb_pclk:?txrx .ldefaultz !"okayI i2c@ff140000rockchip,rk3288-i2c >i2c2Mldefaultz#okay\2tdtpm@20infineon,slb9645tt i2c@ff150000rockchip,rk3288-i2c ?i2c2Oldefaultz$ disabledi2c@ff160000rockchip,rk3288-i2c @i2c2Pldefaultz%okay\2t,i2c@ff170000rockchip,rk3288-i2c Ai2c2Qldefaultz&okay\,tEUKUserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart 72MUbaudclkapb_pclkldefault z'()okayMlserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart 82NVbaudclkapb_pclkldefaultz*okayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uarti 92OWbaudclkapb_pclkldefaultz+okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart :2PXbaudclkapb_pclkldefaultz, disabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart ;2QYbaudclkapb_pclkldefaultz- disabledthermal-zonesreserve_thermal.cpu_thermald.tripscpu_alert0ppassiveE/K/cpu_alert1$passiveE0K0cpu_crit_ criticalcooling-mapsmap0*/ /map1*0 /gpu_thermald.tripsgpu_alert0ppassiveE1K1gpu_crit_ criticalcooling-mapsmap0*1 /tsadc@ff280000rockchip,rk3288-tsadc( %2HZtsadcapb_pclk .tsadc-apblinitdefaultsleepz2>3H2RhsokayE.K.ethernet@ff290000rockchip,rk3288-gmac) macirq482fgc]Mstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macB .stmmaceth disabledusb@ff500000 generic-ehciP 2usbhost5usbokayusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2T 2otghost6 usb2-phyokayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2X 2otghost @@ +7 usb2-phyokayz57usb@ff5c0000 generic-ehci\ 2usbhost disabledi2c@ff650000rockchip,rk3288-i2ce <i2c2Lldefaultz8okay\2tdpmic@1brockchip,rk808xin32kwifibt_32kin&9ldefault z:;<Lm{=> >EcKcregulatorsDCDC_REG1vdd_arm  q4 LqEKregulator-state-memaDCDC_REG2vdd_gpu  54Lqregulator-state-memzB@DCDC_REG3 vcc135_ddr regulator-state-memzDCDC_REG4vcc_18 w@4w@EKregulator-state-memzw@LDO_REG3vdd_10 B@4B@regulator-state-memzB@LDO_REG7 vdd10_lcd B@4B@regulator-state-memaSWITCH_REG1 vcc33_lcd EbKbregulator-state-memaSWITCH_REG2  vcc18_hdmii2c@ff660000rockchip,rk3288-i2cf =i2c2Nldefaultz?okay\2t pwm@ff680000rockchip,rk3288-pwmhldefaultz@2^pwm disabledpwm@ff680010rockchip,rk3288-pwmhldefaultzA2^pwmokaypwm@ff680020rockchip,rk3288-pwmh ldefaultzB2^pwm disabledpwm@ff680030rockchip,rk3288-pwmh0ldefaultzC2^pwm disabledbus_intmem@ff700000 mmio-sramp Spsmp-sram@0rockchip,rk3066-smp-sramsram@ff720000#rockchip,rk3288-pmu-srammmio-sramrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdsEKpower-controller!rockchip,rk3288-power-controllerh5 EGKGpd_vio@9 2chgfdehilkjpd_hevc@11 2oppd_video@12 2pd_gpu@13 2syscon@ff740000rockchip,rk3288-sgrfsyscontclock-controller@ff760000rockchip,rk3288-cruv4Hjk$#gׄeрxhрxhEKsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdwE4K4edp-phyrockchip,rk3288-dp-phy2h24m disabledERKRwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdt2p Ookaysound@ff88b0000,rockchip,rk3288-spdifrockchip,rk3066-spdif hclkmclk2T:D?tx 6ldefaultzE4 disabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2s 5:DD?txrxi2s_hclki2s_clk2RldefaultzF0 disabledcypto-controller@ff8a0000rockchip,rk3288-crypto@ 0 2}aclkhclksclkapb_pclk .crypto-rstokayvop@ff930000rockchip,rk3288-vop 2aclk_vopdclk_vophclk_vopJG def .axiahbdclkXHokayportE K endpoint@0_IEVKVendpoint@1_JESKSendpoint@2_KEPKPiommu@ff930300rockchip,iommu  vopb_mmuJG ookayEHKHvop@ff940000rockchip,rk3288-vop 2aclk_vopdclk_vophclk_vopJG  .axiahbdclkXL disabledportE K endpoint@0_MEWKWendpoint@1_NETKTendpoint@2_OEQKQiommu@ff940300rockchip,iommu  vopl_mmuJG o disabledELKLmipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsi@ 2~d refpclkJG 4 disabledportsportendpoint@0_PEKKKendpoint@1_QEOKOdp@ff970000rockchip,rk3288-dp@ b2icdppclkRdpo.dp4 disabledportsport@0endpoint@0_SEJKJendpoint@1_TENKNhdmi@ff980000rockchip,rk3288-dw-hdmi4 g2hm iahbisfrJG okay|Uportsportendpoint@0_VEIKIendpoint@1_WEMKMinterrupt-controller@ffc01000 arm,gic-400  @ `   EKefuse@ffb40000rockchip,rockchip-efuse 2q pclk_efusecpu_leakage@17phyrockchip,rk3288-usb-phy4okayusb-phy@320 2]phyclkE7K7usb-phy@33442^phyclkE5K5usb-phy@348H2_phyclkE6K6pinctrlrockchip,rk3288-pinctrl4SldefaultsleepzX>Xgpio0@ff750000rockchip,gpio-banku Q2@E9K9gpio1@ff780000rockchip,gpio-bankx R2Agpio2@ff790000rockchip,gpio-banky S2BEaKagpio3@ff7a0000rockchip,gpio-bankz T2Cgpio4@ff7b0000rockchip,gpio-bank{ U2DEfKfgpio5@ff7c0000rockchip,gpio-bank| V2Egpio6@ff7d0000rockchip,gpio-bank} W2Fgpio7@ff7e0000rockchip,gpio-bank~ X2GE>K>gpio8@ff7f0000rockchip,gpio-bank Y2Hhdmihdmi-ddc YYvcc50-hdmi-enYEhKhpcfg-pull-upEZKZpcfg-pull-downE[K[pcfg-pull-noneEYKYpcfg-pull-none-12ma E]K]sleepglobal-pwroffYEXKXddrio-pwroffYddr0-retentionZddr1-retentionZedpedp-hpd [i2c0i2c0-xfer YYE8K8i2c1i2c1-xfer YYE#K#i2c2i2c2-xfer  Y YE?K?i2c3i2c3-xfer YYE$K$i2c4i2c4-xfer YYE%K%i2c5i2c5-xfer YYE&K&i2s0i2s0-bus`YYYYYYEFKFsdmmcsdmmc-clkYsdmmc-cmdZsdmmc-cdZsdmmc-bus1Zsdmmc-bus4@ZZZZsdio0sdio0-bus1Zsdio0-bus4@\\\\EKsdio0-cmd\EKsdio0-clk\E K sdio0-cdZsdio0-wpZsdio0-pwrZsdio0-bkpwrZsdio0-intZwifienable-hYEeKebt-enable-lYEdKdsdio1sdio1-bus1Zsdio1-bus4@ZZZZsdio1-cdZsdio1-wpZsdio1-bkpwrZsdio1-intZsdio1-cmdZsdio1-clkYsdio1-pwr Zemmcemmc-clk\EKemmc-cmd\EKemmc-pwr Zemmc-bus1Zemmc-bus4@ZZZZemmc-bus8\\\\\\\\EKemmc-reset YE`K`spi0spi0-clk ZEKspi0-cs0 ZEKspi0-txZEKspi0-rxZEKspi0-cs1Zspi1spi1-clk ZEKspi1-cs0 ZEKspi1-rxZEKspi1-txZEKspi2spi2-cs1Zspi2-clkZEKspi2-cs0ZE"K"spi2-rxZE!K!spi2-tx ZE K uart0uart0-xfer ZYE'K'uart0-ctsZE(K(uart0-rtsYE)K)uart1uart1-xfer Z YE*K*uart1-cts Zuart1-rts Yuart2uart2-xfer ZYE+K+uart3uart3-xfer ZYE,K,uart3-cts Zuart3-rts Yuart4uart4-xfer  Z YE-K-uart4-ctsZuart4-rtsYtsadcotp-gpio YE2K2otp-out YE3K3pwm0pwm0-pinYE@K@pwm1pwm1-pinYEAKApwm2pwm2-pinYEBKBpwm3pwm3-pinYECKCgmacrgmii-pinsYYYY]]]]YYY ]]YYrmii-pinsYYYYYYYYYYspdifspdif-tx YEEKEpcfg-pull-none-drv-8maE\K\pcfg-pull-up-drv-8mapcfg-output-highpcfg-output-lowbuttonspwr-key-lZE^K^pmicpmic-int-lZE:K:dvs-1 [E;K;dvs-2[E<K<rebootap-warm-reset-h YE_K_recovery-switchrec-mode-l Ztpmtpm-int-hYwrite-protectfw-wp-apYusb-hostusb2-pwr-en YEiKigpio-keys gpio-keysldefaultz^power'Power 9-t8dmgpio-restart gpio-restart 9 ldefaultz_Jemmc-pwrseqmmc-pwrseq-emmcz`ldefault Sa EKio-domains"rockchip,rk3288-io-voltage-domain4_=it==bsdio-pwrseqmmc-pwrseq-simple2c ext_clockldefaultzde SfE K vcc-5vregulator-fixedvcc_5v LK@4LK@EgKgvcc33-sysregulator-fixed vcc33_sys 2Z42ZgEKvcc50-hdmiregulator-fixed vcc50_hdmi g >ldefaultzhvcc33_ioregulator-fixed vcc33_io E=K=vcc5-host2-regulatorregulator-fixed 9 ldefaultzi vcc5_host2  #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2device_typereginterruptsinterrupt-affinityenable-methodrockchip,pmuresetsoperating-points#cooling-cellsclock-latencyclockscpu0-supplylinux,phandleranges#dma-cellsarm,pl330-broken-no-flushpclock-namesstatusclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredportsclock-freq-min-maxfifo-depthbus-widthcap-sd-highspeedcap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablenum-slotspinctrl-namespinctrl-0sd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplycap-mmc-highspeedrockchip,default-sample-phasedisable-wpmmc-hs200-1_8v#io-channel-cellsreset-namesdmasdma-namesrx-sample-delay-nsi2c-scl-falling-time-nsi2c-scl-rising-time-nspowered-while-suspendedreg-shiftreg-io-widthassigned-clocksassigned-clock-ratespolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesrockchip,grfphysphy-namesneeds-reset-on-resumedr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeg-use-dmaassigned-clock-parentsrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc7-supplyvcc8-supplyvcc12-supplyvddio-supplydvs-gpiosregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvoltregulator-suspend-mem-disabled#pwm-cells#power-domain-cells#reset-cells#phy-cells#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channelspower-domainsiommusremote-endpoint#iommu-cellsddc-i2c-businterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowlabellinux,codedebounce-intervalpriorityreset-gpiosbb-supplydvp-supplyflash0-supplygpio1830-supplygpio30-supplylcdc-supplywifi-supplyvin-supplyenable-active-highgpio