8X( J google,veyron-minnie-rev4google,veyron-minnie-rev3google,veyron-minnie-rev2google,veyron-minnie-rev1google,veyron-minnie-rev0google,veyron-minniegoogle,veyronrockchip,rk3288&7Google Minniechosenaliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/dwmmc@ff0f0000k/dwmmc@ff0c0000q/dwmmc@ff0d0000w/dwmmc@ff0e0000}/serial@ff180000/serial@ff190000/serial@ff690000/serial@ff1b0000/serial@ff1c0000/spi@ff110000/spi@ff120000/spi@ff130000/spi@ff110000/ec@0/i2c-tunnelmemorymemoryarm-pmuarm,cortex-a12-pmu0cpusrockchip,rk3066-smpcpu@500cpuarm,cortex-a12h w@\@p@ @@OOa sB@ ~ ' 9 K 0 *@8?KQcpu@501cpuarm,cortex-a12KQcpu@502cpuarm,cortex-a12KQcpu@503cpuarm,cortex-a12KQamba simple-busYdma-controller@ff250000arm,pl330arm,primecell%@`k8 apb_pclkKQdma-controller@ff600000arm,pl330arm,primecell`@`k8 apb_pclk disableddma-controller@ffb20000arm,pl330arm,primecell@`k8 apb_pclkKRQRreserved-memoryYdma-unusable@fe000000oscillator fixed-clockn6xin24mK Q timerarm,armv7-timer0   n6timer@ff810000rockchip,rk3288-timer  H 8 a timerpclkdisplay-subsystemrockchip,display-subsystem dwmmc@ff0c0000rockchip,rk3288-dw-mshcр 8Drvbiuciuciu-driveciu-sample  @okay-> P YZw defaultdwmmc@ff0d0000rockchip,rk3288-dw-mshcр 8Eswbiuciuciu-driveciu-sample ! @okay- wdefault dwmmc@ff0e0000rockchip,rk3288-dw-mshcр 8Ftxbiuciuciu-driveciu-sample "@ disableddwmmc@ff0f0000rockchip,rk3288-dw-mshcр 8Guybiuciuciu-driveciu-sample #@okayY wdefault saradc@ff100000rockchip,saradc $.8I[saradcapb_pclkW @saradc-apb disabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi8ARspiclkapb_pclkL  Qtxrx ,default !"okayec@0google,cros-ec-spi[& default#x-i2c-tunnelgoogle,cros-ec-i2c-tunnelbq27500@55 ti,bq27500Ukeyboard-controllergoogle,cros-ec-keyb @};0DY1 d>"A#( C  \=@V B |)<?   + ^a !%$' & + ,./-32*5 4 9    8 l j6  g ispi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi8BSspiclkapb_pclkL Qtxrx -default$%&' disabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi8CTspiclkapb_pclkLQtxrx .default()*+okay i2c@ff140000rockchip,rk3288-i2c >i2c8Mdefault,okay2dtpm@20infineon,slb9645tt (i2c@ff150000rockchip,rk3288-i2c ?i2c8Odefault-okay2,touchscreen@10elan,ekth3500&.default/0 @.L1Y1i2c@ff160000rockchip,rk3288-i2c @i2c8Pdefault2okay2,trackpad@15elan,ekth3000& default3f4qi2c@ff170000rockchip,rk3288-i2c Ai2c8Qdefault5okay,KeQeserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart 78MUbaudclkapb_pclkdefault 678okayMlserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart 88NVbaudclkapb_pclkdefault9okayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uarti 98OWbaudclkapb_pclkdefault:okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart :8PXbaudclkapb_pclkdefault; disabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart ;8QYbaudclkapb_pclkdefault< disabledthermal-zonesreserve_thermal=cpu_thermald=tripscpu_alert0ppassiveK>Q>cpu_alert1$passiveK?Q?cpu_crit_ criticalcooling-mapsmap0>  map1?  gpu_thermald=tripsgpu_alert0ppassiveK@Q@gpu_crit_ criticalcooling-mapsmap0@  tsadc@ff280000rockchip,rk3288-tsadc( %8HZtsadcapb_pclk @tsadc-apbinitdefaultsleepAB$A.Dsokay[rK=Q=ethernet@ff290000rockchip,rk3288-gmac) macirqC88fgc]Mstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macB @stmmaceth disabledusb@ff500000 generic-ehciP 8usbhostDusbokayusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2T 8otghostE usb2-phyokayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2X 8otghost@@ F usb2-phyokayzFusb@ff5c0000 generic-ehci\ 8usbhost disabledi2c@ff650000rockchip,rk3288-i2ce <i2c8LdefaultGokay2dpmic@1brockchip,rk808xin32kwifibt_32kin&Hdefault IJK(qIUamyL4LLKzQzregulatorsDCDC_REG1vdd_arm q 5qKQregulator-state-memJDCDC_REG2vdd_gpu 55qregulator-state-memc{B@DCDC_REG3 vcc135_ddrregulator-state-memcDCDC_REG4vcc_18w@w@KQregulator-state-memc{w@LDO_REG1 vcc33_io2Z2ZK4Q4regulator-state-memc{2ZLDO_REG3vdd_10B@B@regulator-state-memc{B@LDO_REG7vdd10_lcd_pwren_h&%&%regulator-state-memJSWITCH_REG1 vcc33_lcdKyQyregulator-state-memJLDO_REG4 vccio_sdw@2ZKQregulator-state-memJLDO_REG5 vcc33_sd2Z2ZK Q regulator-state-memJLDO_REG8 vcc33_ccd2Z2Zregulator-state-memc{2ZLDO_REG22Z2Z vcc33_touchK1Q1regulator-state-memJSWITCH_REG2 vcc5v_touchregulator-state-memJi2c@ff660000rockchip,rk3288-i2cf =i2c8NdefaultMokay2 pwm@ff680000rockchip,rk3288-pwmhdefaultN8^pwmokayKQpwm@ff680010rockchip,rk3288-pwmhdefaultO8^pwmokaypwm@ff680020rockchip,rk3288-pwmh defaultP8^pwm disabledpwm@ff680030rockchip,rk3288-pwmh0defaultQ8^pwm disabledbus_intmem@ff700000 mmio-sramp Ypsmp-sram@0rockchip,rk3066-smp-sramsram@ff720000#rockchip,rk3288-pmu-srammmio-sramrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdsKQpower-controller!rockchip,rk3288-power-controllerh KUQUpd_vio@9 8chgfdehilkjpd_hevc@11 8oppd_video@12 8pd_gpu@13 8syscon@ff740000rockchip,rk3288-sgrfsyscontclock-controller@ff760000rockchip,rk3288-cruvCHjk$#gׄeрxhрxhKQsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdwKCQCedp-phyrockchip,rk3288-dp-phy8h24mokayK`Q`watchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdt8p Ookaysound@ff88b0000,rockchip,rk3288-spdifrockchip,rk3066-spdif hclkmclk8TLRQtx 6defaultSC disabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2s 5LRRQtxrxi2s_hclki2s_clk8RdefaultT disabledcypto-controller@ff8a0000rockchip,rk3288-crypto@ 0 8}aclkhclksclkapb_pclk @crypto-rstokayvop@ff930000rockchip,rk3288-vop 8aclk_vopdclk_vophclk_vopU def @axiahbdclk"VokayportK Q endpoint@0)WKfQfendpoint@1)XKbQbendpoint@2)YK^Q^iommu@ff930300rockchip,iommu  vopb_mmuU 9okayKVQVvop@ff940000rockchip,rk3288-vop 8aclk_vopdclk_vophclk_vopU  @axiahbdclk"ZokayportK Q endpoint@0)[KgQgendpoint@1)\KcQcendpoint@2)]K_Q_iommu@ff940300rockchip,iommu  vopl_mmuU 9okayKZQZmipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsi@ 8~d refpclkU C disabledportsportendpoint@0)^KYQYendpoint@1)_K]Q]dp@ff970000rockchip,rk3288-dp@ b8icdppclk`dpo@dpCokaydefaultaportsport@0endpoint@0)bKXQXendpoint@1)cK\Q\port@1endpoint)dKQhdmi@ff980000rockchip,rk3288-dw-hdmiC g8hm iahbisfrU okayFeportsportendpoint@0)fKWQWendpoint@1)gK[Q[interrupt-controller@ffc01000 arm,gic-400Rg  @ `   KQefuse@ffb40000rockchip,rockchip-efuse 8q pclk_efusecpu_leakage@17phyrockchip,rk3288-usb-phyCokayusb-phy@320 8]phyclkKFQFusb-phy@33448^phyclkKDQDusb-phy@348H8_phyclkKEQEpinctrlrockchip,rk3288-pinctrlCYdefaultsleephihjgpio0@ff750000rockchip,gpio-banku Q8@xRgKHQHgpio1@ff780000rockchip,gpio-bankx R8AxRggpio2@ff790000rockchip,gpio-banky S8BxRgK.Q.gpio3@ff7a0000rockchip,gpio-bankz T8CxRggpio4@ff7b0000rockchip,gpio-bank{ U8DxRgK}Q}gpio5@ff7c0000rockchip,gpio-bank| V8ExRgKvQvgpio6@ff7d0000rockchip,gpio-bank} W8FxRggpio7@ff7e0000rockchip,gpio-bank~ X8GxRgK Q gpio8@ff7f0000rockchip,gpio-bank Y8HxRghdmihdmi-ddc kkvcc50-hdmi-enkKQpcfg-pull-upKlQlpcfg-pull-downKmQmpcfg-pull-noneKkQkpcfg-pull-none-12ma KoQosleepglobal-pwroffkKhQhddrio-pwroffkddr0-retentionlddr1-retentionledpedp-hpd mKaQai2c0i2c0-xfer kkKGQGi2c1i2c1-xfer kkK,Q,i2c2i2c2-xfer  k kKMQMi2c3i2c3-xfer kkK-Q-i2c4i2c4-xfer kkK2Q2i2c5i2c5-xfer kkK5Q5i2s0i2s0-bus`kkkkkkKTQTsdmmcsdmmc-clknKQsdmmc-cmdnKQsdmmc-cdlsdmmc-bus1lsdmmc-bus4@nnnnKQsdmmc-cd-disabledkKQsdmmc-cd-gpiokKQsdio0sdio0-bus1lsdio0-bus4@nnnnKQsdio0-cmdnKQsdio0-clknKQsdio0-cdlsdio0-wplsdio0-pwrlsdio0-bkpwrlsdio0-intlwifienable-hkK|Q|bt-enable-lkK{Q{sdio1sdio1-bus1lsdio1-bus4@llllsdio1-cdlsdio1-wplsdio1-bkpwrlsdio1-intlsdio1-cmdlsdio1-clkksdio1-pwr lemmcemmc-clknKQemmc-cmdnKQemmc-pwr lemmc-bus1lemmc-bus4@llllemmc-bus8nnnnnnnnKQemmc-reset kKxQxspi0spi0-clk lKQspi0-cs0 lK"Q"spi0-txlK Q spi0-rxlK!Q!spi0-cs1lspi1spi1-clk lK$Q$spi1-cs0 lK'Q'spi1-rxlK&Q&spi1-txlK%Q%spi2spi2-cs1lspi2-clklK(Q(spi2-cs0lK+Q+spi2-rxlK*Q*spi2-tx lK)Q)uart0uart0-xfer lkK6Q6uart0-ctslK7Q7uart0-rtskK8Q8uart1uart1-xfer l kK9Q9uart1-cts luart1-rts kuart2uart2-xfer lkK:Q:uart3uart3-xfer lkK;Q;uart3-cts luart3-rts kuart4uart4-xfer  l kK<Q<uart4-ctsluart4-rtsktsadcotp-gpio kKAQAotp-out kKBQBpwm0pwm0-pinkKNQNpwm1pwm1-pinkKOQOpwm2pwm2-pinkKPQPpwm3pwm3-pinkKQQQgmacrgmii-pinskkkkooookkk ookkrmii-pinskkkkkkkkkkspdifspdif-tx kKSQSpcfg-pull-none-drv-8maKnQnpcfg-pull-up-drv-8mapcfg-output-highKqQqpcfg-output-lowKpQpbuttonspwr-key-llKrQrap-lid-int-llKsQsvolum-down-l lKtQtvolum-up-l lKuQupmicpmic-int-llKIQIdvs-1 mKJQJdvs-2mKKQKrebootap-warm-reset-h kKwQwrecovery-switchrec-mode-l ltpmtpm-int-hkwrite-protectfw-wp-apkbacklightbl-enkKQbl_pwr_en kKQchargerac-present-aplKQcros-ecec-intkK#Q#suspendsuspend-l-wakepKiQisuspend-l-sleepqKjQjtrackpadtrackpad-intlK3Q3usb-hosthost1-pwr-en kKQusbotg-pwren-h kKQbuck-5vdrv-5vkKQlcdlcd-enkKQavdd-1v8-disp-en kKQprochotgpio-prochotktouchscreentouch-intkK/Q/touch-rstkK0Q0gpio-keys gpio-keysdefaultrstupowerPower SHt dqlidLid SHq  volum_down Volum_down Sv r dvolum_up Volum_up Sv s dgpio-restart gpio-restart SH defaultw %emmc-pwrseqmmc-pwrseq-emmcxdefault @. KQio-domains"rockchip,rk3288-io-voltage-domainC .4 8 C Q4 a4 oy { sdio-pwrseqmmc-pwrseq-simple8z ext_clockdefault{| @}KQvcc-5vregulator-fixedvcc_5vLK@LK@ ~  defaultKLQLvcc33-sysregulator-fixed vcc33_sys2Z2Z ~KQvcc50-hdmiregulator-fixed vcc50_hdmi L  vdefaultbacklightpwm-backlight   !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~   default B@ ' KQgpio-charger gpio-charger "mains SHdefaultpanelauo,b101ean01simple-panelokay  /portsportendpoint)KdQdvccsysregulator-fixedvccsysK~Q~vcc5-host1-regulatorregulator-fixed  H default vcc5_host1vcc5v-otg-regulatorregulator-fixed  H default vcc5_host2backlight-regulatorregulator-fixed  . defaultbacklight_regulator  9:KQpanel-regulatorregulator-fixed  defaultpanel_regulator 9 KQvcc18-lcdregulator-fixed  . default vcc18_lcd  #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2i2c20device_typereginterruptsinterrupt-affinityenable-methodrockchip,pmuresetsoperating-points#cooling-cellsclock-latencyclockscpu0-supplylinux,phandleranges#dma-cellsarm,pl330-broken-no-flushpclock-namesstatusclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredportsclock-freq-min-maxfifo-depthbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaycd-gpiosrockchip,default-sample-phasenum-slotssd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplydisable-wppinctrl-namespinctrl-0cap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removable#io-channel-cellsreset-namesdmasdma-namesgoogle,cros-ec-spi-pre-delayspi-max-frequencygoogle,remote-buskeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymaprx-sample-delay-nsi2c-scl-falling-time-nsi2c-scl-rising-time-nspowered-while-suspendedreset-gpiosvcc33-supplyvccio-supplyvcc-supplywakeup-sourcereg-shiftreg-io-widthassigned-clocksassigned-clock-ratespolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesrockchip,grfphysphy-namesneeds-reset-on-resumedr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeg-use-dmaassigned-clock-parentsrockchip,system-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc12-supplyvddio-supplyvcc9-supplyvcc11-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cells#reset-cells#phy-cells#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channelspower-domainsiommusremote-endpoint#iommu-cellsddc-i2c-businterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowlabellinux,codedebounce-intervallinux,input-typeprioritybb-supplydvp-supplyflash0-supplygpio1830-supplygpio30-supplylcdc-supplywifi-supplysdcard-supplyvin-supplyenable-active-highgpiobrightness-levelsdefault-brightness-levelenable-gpiosbacklight-boot-offpwmspwm-delay-uspower-supplycharger-typebacklightstartup-delay-us