8H( 'ti,omap3-evm-37xxti,omap3630ti,omap3 +7TI OMAP37XX EVM (TMDSEVM3730)aliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/serial@4806a000T/ocp@68000000/serial@4806c000\/ocp@68000000/serial@49020000d/ocp@68000000/serial@49042000 l/displaycpus+cpu@0arm,cortex-a8ucpucpus 'O 57pmu@54000000arm,cortex-a8-pmuTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bush +l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-bus + pinmux@30 ti,omap3-padconfpinctrl-single08+#@Fpinmux_twl4030_pinsNA@Fpinmux_dss_dpi_pins2N@Fpinmux_mmc1_pinsPN "$&@Fpinmux_mmc2_pins0N(*,.02@Fpinmux_uart3_pinsNnAp@Fpinmux_wl12xx_gpioNPN@Fpinmux_smsc911x_pinsN@Fscm_conf@270sysconsimple-busp0+ p0@Fpbias_regulator@2b0ti,pbias-omap3ti,pbias-omapbpbias_mmc_omap2430ipbias_mmc_omap2430xw@-@Fclocks+mcbsp5_mux_fck@68ti,composite-mux-clockh@Fmcbsp5_fckti,composite-clock@Fmcbsp1_mux_fck@4ti,composite-mux-clock@ F mcbsp1_fckti,composite-clock @Fmcbsp2_mux_fck@4ti,composite-mux-clock @ F mcbsp2_fckti,composite-clock @Fmcbsp3_mux_fck@68ti,composite-mux-clock h@Fmcbsp3_fckti,composite-clock@Fmcbsp4_mux_fck@68ti,composite-mux-clock h@Fmcbsp4_fckti,composite-clock@Fclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \+#pinmux_twl4030_vpins N@Fpinmux_dss_dpi_pins10N  @Faes@480c5000 ti,omap3-aesaesH PPABtxrxprm@48306000 ti,omap3-prmH0`@ clocks+virt_16_8m_ck fixed-clockY@Fosc_sys_ck@d40 ti,mux-clock @@Fsys_ck@1270ti,divider-clockp@Fsys_clkout1@d70ti,gate-clock pdpll3_x2_ckfixed-factor-clockdpll3_m2x2_ckfixed-factor-clock@Fdpll4_x2_ckfixed-factor-clockcorex2_fckfixed-factor-clock@Fwkup_l4_ickfixed-factor-clock@NFNcorex2_d3_fckfixed-factor-clock@Fcorex2_d5_fckfixed-factor-clock@Fclockdomainscm@48004000 ti,omap3-cmH@@clocks+dummy_apb_pclk fixed-clockomap_32k_fck fixed-clock@@F@virt_12m_ck fixed-clock@Fvirt_13m_ck fixed-clock]@@Fvirt_19200000_ck fixed-clock$@Fvirt_26000000_ck fixed-clock@Fvirt_38_4m_ck fixed-clockI@Fdpll4_ck@d00ti,omap3-dpll-per-j-type-clock D 0@Fdpll4_m2_ck@d48ti,divider-clock? H@ F dpll4_m2x2_mul_ckfixed-factor-clock @!F!dpll4_m2x2_ck@d00ti,hsdiv-gate-clock! @"F"omap_96m_alwon_fckfixed-factor-clock"@)F)dpll3_ck@d00ti,omap3-dpll-core-clock @ 0@Fdpll3_m3_ck@1140ti,divider-clock@@#F#dpll3_m3x2_mul_ckfixed-factor-clock#@$F$dpll3_m3x2_ck@d00ti,hsdiv-gate-clock$  @%F%emu_core_alwon_ckfixed-factor-clock%@bFbsys_altclk fixed-clock@.F.mcbsp_clks fixed-clock@Fdpll3_m2_ck@d40ti,divider-clock @@Fcore_ckfixed-factor-clock@&F&dpll1_fck@940ti,divider-clock& @@'F'dpll1_ck@904ti,omap3-dpll-clock'  $ @ 4@Fdpll1_x2_ckfixed-factor-clock@(F(dpll1_x2m2_ck@944ti,divider-clock( D@<F<cm_96m_fckfixed-factor-clock)@*F*omap_96m_fck@d40 ti,mux-clock* @@EFEdpll4_m3_ck@e40ti,divider-clock @@+F+dpll4_m3x2_mul_ckfixed-factor-clock+@,F,dpll4_m3x2_ck@d00ti,hsdiv-gate-clock, @-F-omap_54m_fck@d40 ti,mux-clock-. @@8F8cm_96m_d2_fckfixed-factor-clock*@/F/omap_48m_fck@d40 ti,mux-clock/. @@0F0omap_12m_fckfixed-factor-clock0@GFGdpll4_m4_ck@e40ti,divider-clock @@1F1dpll4_m4x2_mul_ckti,fixed-factor-clock1.<I@2F2dpll4_m4x2_ck@d00ti,gate-clock2 I@Fdpll4_m5_ck@f40ti,divider-clock?@@3F3dpll4_m5x2_mul_ckti,fixed-factor-clock3.<I@4F4dpll4_m5x2_ck@d00ti,hsdiv-gate-clock4 I@jFjdpll4_m6_ck@1140ti,divider-clock?@@5F5dpll4_m6x2_mul_ckfixed-factor-clock5@6F6dpll4_m6x2_ck@d00ti,hsdiv-gate-clock6 @7F7emu_per_alwon_ckfixed-factor-clock7@cFcclkout2_src_gate_ck@d70 ti,composite-no-wait-gate-clock& p@9F9clkout2_src_mux_ck@d70ti,composite-mux-clock&*8 p@:F:clkout2_src_ckti,composite-clock9:@;F;sys_clkout2@d70ti,divider-clock;@ p\mpu_ckfixed-factor-clock<@=F=arm_fck@924ti,divider-clock= $emu_mpu_alwon_ckfixed-factor-clock=@dFdl3_ick@a40ti,divider-clock& @@>F>l4_ick@a40ti,divider-clock> @@?F?rm_ick@c40ti,divider-clock? @gpt10_gate_fck@a00ti,composite-gate-clock  @AFAgpt10_mux_fck@a40ti,composite-mux-clock@ @@BFBgpt10_fckti,composite-clockABgpt11_gate_fck@a00ti,composite-gate-clock  @CFCgpt11_mux_fck@a40ti,composite-mux-clock@ @@DFDgpt11_fckti,composite-clockCDcore_96m_fckfixed-factor-clockE@Fmmchs2_fck@a00ti,wait-gate-clock @Fmmchs1_fck@a00ti,wait-gate-clock @Fi2c3_fck@a00ti,wait-gate-clock @Fi2c2_fck@a00ti,wait-gate-clock @Fi2c1_fck@a00ti,wait-gate-clock @Fmcbsp5_gate_fck@a00ti,composite-gate-clock  @Fmcbsp1_gate_fck@a00ti,composite-gate-clock  @ F core_48m_fckfixed-factor-clock0@FFFmcspi4_fck@a00ti,wait-gate-clockF @Fmcspi3_fck@a00ti,wait-gate-clockF @Fmcspi2_fck@a00ti,wait-gate-clockF @Fmcspi1_fck@a00ti,wait-gate-clockF @Fuart2_fck@a00ti,wait-gate-clockF @Fuart1_fck@a00ti,wait-gate-clockF  @Fcore_12m_fckfixed-factor-clockG@HFHhdq_fck@a00ti,wait-gate-clockH @Fcore_l3_ickfixed-factor-clock>@IFIsdrc_ick@a10ti,wait-gate-clockI @Fgpmc_fckfixed-factor-clockIcore_l4_ickfixed-factor-clock?@JFJmmchs2_ick@a10ti,omap3-interface-clockJ @Fmmchs1_ick@a10ti,omap3-interface-clockJ @Fhdq_ick@a10ti,omap3-interface-clockJ @Fmcspi4_ick@a10ti,omap3-interface-clockJ @Fmcspi3_ick@a10ti,omap3-interface-clockJ @Fmcspi2_ick@a10ti,omap3-interface-clockJ @Fmcspi1_ick@a10ti,omap3-interface-clockJ @Fi2c3_ick@a10ti,omap3-interface-clockJ @Fi2c2_ick@a10ti,omap3-interface-clockJ @Fi2c1_ick@a10ti,omap3-interface-clockJ @Fuart2_ick@a10ti,omap3-interface-clockJ @Fuart1_ick@a10ti,omap3-interface-clockJ  @Fgpt11_ick@a10ti,omap3-interface-clockJ  @Fgpt10_ick@a10ti,omap3-interface-clockJ  @Fmcbsp5_ick@a10ti,omap3-interface-clockJ  @Fmcbsp1_ick@a10ti,omap3-interface-clockJ  @Fomapctrl_ick@a10ti,omap3-interface-clockJ @Fdss_tv_fck@e00ti,gate-clock8@Fdss_96m_fck@e00ti,gate-clockE@Fdss2_alwon_fck@e00ti,gate-clock@Fdummy_ck fixed-clockgpt1_gate_fck@c00ti,composite-gate-clock @KFKgpt1_mux_fck@c40ti,composite-mux-clock@ @@LFLgpt1_fckti,composite-clockKLaes2_ick@a10ti,omap3-interface-clockJ @Fwkup_32k_fckfixed-factor-clock@@MFMgpio1_dbck@c00ti,gate-clockM @Fsha12_ick@a10ti,omap3-interface-clockJ @Fwdt2_fck@c00ti,wait-gate-clockM @Fwdt2_ick@c10ti,omap3-interface-clockN @Fwdt1_ick@c10ti,omap3-interface-clockN @Fgpio1_ick@c10ti,omap3-interface-clockN @Fomap_32ksync_ick@c10ti,omap3-interface-clockN @Fgpt12_ick@c10ti,omap3-interface-clockN @Fgpt1_ick@c10ti,omap3-interface-clockN @Fper_96m_fckfixed-factor-clock)@ F per_48m_fckfixed-factor-clock0@OFOuart3_fck@1000ti,wait-gate-clockO @Fgpt2_gate_fck@1000ti,composite-gate-clock@PFPgpt2_mux_fck@1040ti,composite-mux-clock@@@QFQgpt2_fckti,composite-clockPQgpt3_gate_fck@1000ti,composite-gate-clock@RFRgpt3_mux_fck@1040ti,composite-mux-clock@@@SFSgpt3_fckti,composite-clockRSgpt4_gate_fck@1000ti,composite-gate-clock@TFTgpt4_mux_fck@1040ti,composite-mux-clock@@@UFUgpt4_fckti,composite-clockTUgpt5_gate_fck@1000ti,composite-gate-clock@VFVgpt5_mux_fck@1040ti,composite-mux-clock@@@WFWgpt5_fckti,composite-clockVWgpt6_gate_fck@1000ti,composite-gate-clock@XFXgpt6_mux_fck@1040ti,composite-mux-clock@@@YFYgpt6_fckti,composite-clockXYgpt7_gate_fck@1000ti,composite-gate-clock@ZFZgpt7_mux_fck@1040ti,composite-mux-clock@@@[F[gpt7_fckti,composite-clockZ[gpt8_gate_fck@1000ti,composite-gate-clock @\F\gpt8_mux_fck@1040ti,composite-mux-clock@@@]F]gpt8_fckti,composite-clock\]gpt9_gate_fck@1000ti,composite-gate-clock @^F^gpt9_mux_fck@1040ti,composite-mux-clock@@@_F_gpt9_fckti,composite-clock^_per_32k_alwon_fckfixed-factor-clock@@`F`gpio6_dbck@1000ti,gate-clock`@Fgpio5_dbck@1000ti,gate-clock`@Fgpio4_dbck@1000ti,gate-clock`@Fgpio3_dbck@1000ti,gate-clock`@Fgpio2_dbck@1000ti,gate-clock` @Fwdt3_fck@1000ti,wait-gate-clock` @Fper_l4_ickfixed-factor-clock?@aFagpio6_ick@1010ti,omap3-interface-clocka@Fgpio5_ick@1010ti,omap3-interface-clocka@Fgpio4_ick@1010ti,omap3-interface-clocka@Fgpio3_ick@1010ti,omap3-interface-clocka@Fgpio2_ick@1010ti,omap3-interface-clocka @Fwdt3_ick@1010ti,omap3-interface-clocka @Fuart3_ick@1010ti,omap3-interface-clocka @Fuart4_ick@1010ti,omap3-interface-clocka@Fgpt9_ick@1010ti,omap3-interface-clocka @Fgpt8_ick@1010ti,omap3-interface-clocka @Fgpt7_ick@1010ti,omap3-interface-clocka@Fgpt6_ick@1010ti,omap3-interface-clocka@Fgpt5_ick@1010ti,omap3-interface-clocka@Fgpt4_ick@1010ti,omap3-interface-clocka@Fgpt3_ick@1010ti,omap3-interface-clocka@Fgpt2_ick@1010ti,omap3-interface-clocka@Fmcbsp2_ick@1010ti,omap3-interface-clocka@Fmcbsp3_ick@1010ti,omap3-interface-clocka@Fmcbsp4_ick@1010ti,omap3-interface-clocka@Fmcbsp2_gate_fck@1000ti,composite-gate-clock@ F mcbsp3_gate_fck@1000ti,composite-gate-clock@Fmcbsp4_gate_fck@1000ti,composite-gate-clock@Femu_src_mux_ck@1140 ti,mux-clockbcd@@eFeemu_src_ckti,clkdm-gate-clocke@fFfpclk_fck@1140ti,divider-clockf@pclkx2_fck@1140ti,divider-clockf@atclk_fck@1140ti,divider-clockf@traceclk_src_fck@1140 ti,mux-clockbcd@@gFgtraceclk_fck@1140ti,divider-clockg @secure_32k_fck fixed-clock@hFhgpt12_fckfixed-factor-clockhwdt1_fckfixed-factor-clockhsecurity_l4_ick2fixed-factor-clock?@iFiaes1_ick@a14ti,omap3-interface-clocki rng_ick@a14ti,omap3-interface-clocki sha11_ick@a14ti,omap3-interface-clocki des1_ick@a14ti,omap3-interface-clocki cam_mclk@f00ti,gate-clockjIcam_ick@f10!ti,omap3-no-wait-interface-clock?@Fcsi2_96m_fck@f00ti,gate-clock@Fsecurity_l3_ickfixed-factor-clock>@kFkpka_ick@a14ti,omap3-interface-clockk icr_ick@a10ti,omap3-interface-clockJ des2_ick@a10ti,omap3-interface-clockJ mspro_ick@a10ti,omap3-interface-clockJ mailboxes_ick@a10ti,omap3-interface-clockJ ssi_l4_ickfixed-factor-clock?@rFrsr1_fck@c00ti,wait-gate-clock sr2_fck@c00ti,wait-gate-clock sr_l4_ickfixed-factor-clock?dpll2_fck@40ti,divider-clock&@@lFldpll2_ck@4ti,omap3-dpll-clockl$@4r@mFmdpll2_m2_ck@44ti,divider-clockmD@nFniva2_ck@0ti,wait-gate-clockn@Fmodem_fck@a00ti,omap3-interface-clock @Fsad2d_ick@a10ti,omap3-interface-clock> @Fmad2d_ick@a18ti,omap3-interface-clock> @Fmspro_fck@a00ti,wait-gate-clock ssi_ssr_gate_fck_3430es2@a00 ti,composite-no-wait-gate-clock @oFossi_ssr_div_fck_3430es2@a40ti,composite-divider-clock @$@pFpssi_ssr_fck_3430es2ti,composite-clockop@qFqssi_sst_fck_3430es2fixed-factor-clockq@Fhsotgusb_ick_3430es2@a10"ti,omap3-hsotgusb-interface-clockI @Fssi_ick_3430es2@a10ti,omap3-ssi-interface-clockr @Fusim_gate_fck@c00ti,composite-gate-clockE  @}F}sys_d2_ckfixed-factor-clock@tFtomap_96m_d2_fckfixed-factor-clockE@uFuomap_96m_d4_fckfixed-factor-clockE@vFvomap_96m_d8_fckfixed-factor-clockE@wFwomap_96m_d10_fckfixed-factor-clockE @xFxdpll5_m2_d4_ckfixed-factor-clocks@yFydpll5_m2_d8_ckfixed-factor-clocks@zFzdpll5_m2_d16_ckfixed-factor-clocks@{F{dpll5_m2_d20_ckfixed-factor-clocks@|F|usim_mux_fck@c40ti,composite-mux-clock(tuvwxyz{| @@~F~usim_fckti,composite-clock}~usim_ick@c10ti,omap3-interface-clockN  @Fdpll5_ck@d04ti,omap3-dpll-clock  $ L 4r@Fdpll5_m2_ck@d50ti,divider-clock P@sFssgx_gate_fck@b00ti,composite-gate-clock& @Fcore_d3_ckfixed-factor-clock&@Fcore_d4_ckfixed-factor-clock&@Fcore_d6_ckfixed-factor-clock&@Fomap_192m_alwon_fckfixed-factor-clock"@Fcore_d2_ckfixed-factor-clock&@Fsgx_mux_fck@b40ti,composite-mux-clock * @@Fsgx_fckti,composite-clocksgx_ick@b10ti,wait-gate-clock> @Fcpefuse_fck@a08ti,gate-clock @Fts_fck@a08ti,gate-clock@ @Fusbtll_fck@a08ti,wait-gate-clocks @Fusbtll_ick@a18ti,omap3-interface-clockJ @Fmmchs3_ick@a10ti,omap3-interface-clockJ @Fmmchs3_fck@a00ti,wait-gate-clock @Fdss1_alwon_fck_3430es2@e00ti,dss-gate-clockI@Fdss_ick_3430es2@e10ti,omap3-dss-interface-clock?@Fusbhost_120m_fck@1400ti,gate-clocks@Fusbhost_48m_fck@1400ti,dss-gate-clock0@Fusbhost_ick@1410ti,omap3-dss-interface-clock?@Fuart4_fck@1000ti,wait-gate-clockO@Fclockdomainscore_l3_clkdmti,clockdomaindpll3_clkdmti,clockdomaindpll1_clkdmti,clockdomainper_clkdmti,clockdomainlemu_clkdmti,clockdomainfdpll4_clkdmti,clockdomainwkup_clkdmti,clockdomain$dss_clkdmti,clockdomaincore_l4_clkdmti,clockdomaincam_clkdmti,clockdomainiva2_clkdmti,clockdomaindpll2_clkdmti,clockdomainmd2d_clkdmti,clockdomain dpll5_clkdmti,clockdomainsgx_clkdmti,clockdomainusbhost_clkdmti,clockdomain counter@48320000ti,omap-counter32kH2  counter_32kinterrupt-controller@48200000ti,omap3-intcH @Fdma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaH`  `@Fgpio@48310000ti,omap3-gpioH1gpio1@Fgpio@49050000ti,omap3-gpioIgpio2gpio@49052000ti,omap3-gpioI gpio3gpio@49054000ti,omap3-gpioI@ gpio4gpio@49056000ti,omap3-gpioI`!gpio5@Fgpio@49058000ti,omap3-gpioI"gpio6@Fserial@4806a000ti,omap3-uartH HR12txrxuart1lserial@4806c000ti,omap3-uartHIJ34txrxuart2lserial@49020000ti,omap3-uartIJn56txrxuart3ldefault!i2c@48070000 ti,omap3-i2cH8txrx+i2c1'@twl@48H  ti,twl4030default!rtcti,twl4030-rtc bciti,twl4030-bci +watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1x ' @Fregulator-vdacti,twl4030-vdacxw@w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1x:0@Fregulator-vmmc2ti,twl4030-vmmc2x:0@Fregulator-vusb1v5ti,twl4030-vusb1v5@Fregulator-vusb1v8ti,twl4030-vusb1v8@Fregulator-vusb3v1ti,twl4030-vusb3v1@Fregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2xw@w@9regulator-vsimti,twl4030-vsimxw@-@Fgpioti,twl4030-gpioM@Ftwl4030-usbti,twl4030-usb Ygu@Fpwmti,twl4030-pwmpwmledti,twl4030-pwmledpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypad8  7 Smadcti,twl4030-madcpower1ti,twl4030-power-omap3-evmti,twl4030-power-idlei2c@48072000 ti,omap3-i2cH 9txrx+i2c2i2c@48060000 ti,omap3-i2cH=txrx+i2c3tvp5146@5c ti,tvp5146m2\mailbox@48094000ti,omap3-mailboxmailboxH @dsp $ /spi@48098000ti,omap2-mcspiH A+mcspi1:@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3tsc2046@0 ti,tsc2046HB@Zen@w(  spi@4809a000ti,omap2-mcspiH B+mcspi2: +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiH [+mcspi3: tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiH 0+mcspi4:FGtx0rx01w@480b2000 ti,omap3-1wH :hdq1wmmc@4809c000ti,omap3-hsmmcH Smmc1=>txrxSdefault!mmc@480b4000ti,omap3-hsmmcH @Vmmc2/0txrx+default!wlcore@2 ti,wl1271 0Immc@480ad000ti,omap3-hsmmcH ^mmc3MNtxrx Ddisabledmmu@480bd400Kti,omap2-iommuH mmu_ispX@Fmmu@5d000000Kti,omap2-iommu]mmu_iva Ddisabledwdt@48314000 ti,omap3-wdtH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspH@hmpu ;< rcommontxrxmcbsp1 txrxfck Ddisabledmcbsp@49022000ti,omap3-mcbspI I hmpusidetone>?rcommontxrxsidetonemcbsp2mcbsp2_sidetone!"txrxfckick Ddisabledmcbsp@49024000ti,omap3-mcbspI@I hmpusidetoneYZrcommontxrxsidetonemcbsp3mcbsp3_sidetonetxrxfckick Ddisabledmcbsp@49026000ti,omap3-mcbspI`hmpu 67 rcommontxrxmcbsp4txrxfck Ddisabledmcbsp@48096000ti,omap3-mcbspH `hmpu QR rcommontxrxmcbsp5txrxfck Ddisabledsham@480c3000ti,omap3-shamshamH 0d1Erxsmartreflex@480cb000ti,omap3-smartreflex-coresmartreflex_coreH smartreflex@480c9000ti,omap3-smartreflex-ivasmartreflex_mpu_ivaH timer@48318000ti,omap3430-timerH1%timer1timer@49032000ti,omap3430-timerI &timer2timer@49034000ti,omap3430-timerI@'timer3timer@49036000ti,omap3430-timerI`(timer4timer@49038000ti,omap3430-timerI)timer5timer@4903a000ti,omap3430-timerI*timer6timer@4903c000ti,omap3430-timerI+timer7timer@4903e000ti,omap3430-timerI,timer8timer@49040000ti,omap3430-timerI-timer9timer@48086000ti,omap3430-timerH`.timer10timer@48088000ti,omap3430-timerH/timer11timer@48304000ti,omap3430-timerH0@_timer12usbhstll@48062000 ti,usbhs-tllH N usb_tll_hsusbhshost@48064000ti,usbhs-hostH@ usb_host_hs+ohci@48064400ti,ohci-omap3HD Lehci@48064800 ti,ehci-omapHH Mgpmc@6e000000ti,omap3430-gpmcgpmcnrxtx+ 0,@Fethernet@gpmcsmsc,lan9221smsc,lan91159GYkz(--x %K<KVn  default!nand@0,0ti,omap2-nand  hynix,h8kds0un0mer-4embch89G,Y,kz",(6@RR(+partition@0 /X-Loaderpartition@0x80000/U-Bootpartition@0x1c0000 /Environment$partition@0x280000/Kernel(Ppartition@0x780000 /Filesystemxusb_otg_hs@480ab000ti,omap3-musbH \]rmcdma usb_otg_hs5@H Q`h musb2-phyw2dss@48050000 ti,omap3-dssHDok dss_corefck+default!dispc@48050400ti,omap3-dispcH dss_dispcfckencoder@4804fc00 ti,omap3-dsiHH@H hprotophypll Ddisabled dss_dsi1 fcksys_clkencoder@48050800ti,omap3-rfbiH Ddisabled dss_rfbifckickencoder@48050c00ti,omap3-vencH  Ddisabled dss_vencfcktv_dac_clkportendpoint}@Fssi-controller@48058000 ti,omap3-ssissiDokHHhsysgddGrgdd_mpu+ q ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portHHhtxrx CDssi-port@4805b000ti,omap3-ssi-portHHhtxrx EFserial@49042000ti,omap3-uartI PQRtxrxuart4lregulator-abb-mpu ti,abb-v1 iabb_mpu_iva+H0rH0hhbase-addressint-address`sO7pinmux@480025a0 ti,omap3-padconfpinctrl-singleH%\+#isp@480bc000 ti,omap3-ispH H bports+bandgap@48002524H%$ti,omap36xx-bandgapregulator-vddvarioregulator-fixed ivddvario9@Fregulator-vdd33aregulator-fixedivdd33a9@Fleds gpio-ledsledb/omap3evm::ledb  default-onwl12xx_vmmcregulator-fixedivwl1271xw@w@  #p 4 Gdefault!@Fbacklightgpio-backlight R regulator-lcd-3v3regulator-fixedilcd_3v3x2Z2Z #p  ]@Fdisplaysharp,ls037v7dw01/lcd o | $ portendpoint}@Fmemory@80000000umemory compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2serial0serial1serial2serial3display0device_typeregclocksclock-namesclock-latencyoperating-pointscpu0-supplyinterruptsti,hwmodsranges#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-masklinux,phandlepinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpinctrl-namespinctrl-0bci3v1-supplyregulator-always-onti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnslinux,keymap#io-channel-cellsti,use_poweroff#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csspi-max-frequencyvcc-supplyti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxti,swap-xywakeup-sourcependown-gpioti,dual-voltpbias-supplyvmmc-supplyvmmc_aux-supplybus-widthnon-removablecap-power-off-cardref-clock-frequencystatus#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-securegpmc,num-csgpmc,num-waitpinsbank-widthgpmc,device-widthgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsengpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,wait-monitoring-nsgpmc,clk-activation-nsgpmc,wr-data-mux-bus-nsgpmc,wr-access-nsvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addresslinux,mtd-namenand-bus-widthti,nand-ecc-optgpmc,sync-clk-pslabelmultipointnum-epsram-bitsinterface-typeusb-phyphysphy-namespowerremote-endpointdata-linesti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-type#thermal-sensor-cellsgpioslinux,default-triggerstartup-delay-usenable-active-highvin-supplydefault-onenable-active-lowpower-supplyenable-gpiosreset-gpiosmode-gpios