Q8@( ti,omap5-uevmti,omap5&7TI OMAP5 uEVM boardchosenaliases=/ocp/i2c@48070000B/ocp/i2c@48072000G/ocp/i2c@48060000L/ocp/i2c@4807a000Q/ocp/i2c@4807c000V/ocp/serial@4806a000^/ocp/serial@4806c000f/ocp/serial@48020000n/ocp/serial@4806e000v/ocp/serial@48066000~/ocp/serial@48068000 /connector1/ocp/usbhshost@4a064000/ehci@4a064c00/usbether@3cpuscpu@0cpuarm,cortex-a15B@,`cpu cpu@1cpuarm,cortex-a15thermal-zonescpu_thermal'=Ktripscpu_alert[gpassivecpu_crit[Hg criticalcooling-mapsmap0r wgpu_thermal'=Ktripsgpu_crit[Hg criticalcore_thermal'=Ktripscore_crit[Hg criticaltimerarm,armv7-timer0   &pmuarm,cortex-a15-pmuinterrupt-controller@48211000arm,cortex-a15-gic@H!H! H!@ H!` &interrupt-controller@48281000&ti,omap5-wugen-mputi,omap4-wugen-mpuH(&socti,omap-inframpu ti,omap4-mpumpuocpti,omap5-l3-nocsimple-busl3_main_1l3_main_2l3_main_30D D0E@  l4@4a000000ti,omap5-l4-cfgsimple-bus J"scm@2000ti,omap5-scm-coresimple-bus   scm_conf@0sysconscm@2800%ti,omap5-scm-padconf-coresimple-bus (pinmux@40 ti,omap5-padconfpinctrl-single@default ~~pinmux_twl6040_pins ~ttpinmux_mcpdm_pins( B\^`bpinmux_mcbsp1_pins  LN PR pinmux_mcbsp2_pins  TVXZpinmux_i2c1_pins llpinmux_mcspi2_pins  zzpinmux_mcspi3_pins  xz|~{{pinmux_mmc3_pins0 dfhjlnpinmux_wlan_pins |palmas_msecure_pins @nnpinmux_usbhost_pins0 pn  pinmux_led_gpio_pins   pinmux_uart1_pins  `bdf||pinmux_uart3_pins }}pinmux_uart5_pins  prtvpinmux_dss_hdmi_pins pinmux_tpd12s015_pins pinmux_i2c5_pins yyomap5_padconf_global@5a0sysconsimple-bus   pbias_regulator@60ti,pbias-omap5ti,pbias-omap`4 pbias_mmc_omap5;pbias_mmc_omap5Jw@b-cm_core_aon@4000ti,omap5-cm-core-aon@ clockspad_clks_src_ckz fixed-clock  pad_clks_ck@108zti,gate-clock ((secure_32k_clk_src_ckz fixed-clockslimbus_src_clkz fixed-clock  slimbus_clk@108zti,gate-clock  ""sys_32k_ckz fixed-clock--virt_12000000_ckz fixed-clockKKvirt_13000000_ckz fixed-clock]@LLvirt_16800000_ckz fixed-clockYMMvirt_19200000_ckz fixed-clock$NNvirt_26000000_ckz fixed-clockOOvirt_27000000_ckz fixed-clockPPvirt_38400000_ckz fixed-clockIQQxclk60mhsp1_ckz fixed-clockAAxclk60mhsp2_ckz fixed-clockCCdpll_abe_ck@1e0zti,omap4-dpll-m4xen-clockdpll_abe_x2_ckzti,omap4-dpll-x2-clockdpll_abe_m2x2_ck@1f0zti,divider-clockabe_24m_fclkzfixed-factor-clock$$abe_clk@108zti,divider-clock##abe_iclk@528zti,divider-clock(abe_lp_clk_divzfixed-factor-clockRRdpll_abe_m3x2_ck@1f4zti,divider-clockdpll_core_byp_mux@12cz ti,mux-clock,dpll_core_ck@120zti,omap4-dpll-core-clock $,(dpll_core_x2_ckzti,omap4-dpll-x2-clockdpll_core_h21x2_ck@150zti,divider-clock?Pc2c_fclkzfixed-factor-clockc2c_iclkzfixed-factor-clockdpll_core_h11x2_ck@138zti,divider-clock?8dpll_core_h12x2_ck@13czti,divider-clock?<dpll_core_h13x2_ck@140zti,divider-clock?@dpll_core_h14x2_ck@144zti,divider-clock?DFFdpll_core_h22x2_ck@154zti,divider-clock?Tdpll_core_h23x2_ck@158zti,divider-clock?Xdpll_core_h24x2_ck@15czti,divider-clock?\dpll_core_m2_ck@130zti,divider-clock0dpll_core_m3x2_ck@134zti,divider-clock4TTiva_dpll_hs_clk_divzfixed-factor-clockdpll_iva_byp_mux@1acz ti,mux-clockdpll_iva_ck@1a0zti,omap4-dpll-clockdpll_iva_x2_ckzti,omap4-dpll-x2-clockdpll_iva_h11x2_ck@1b8zti,divider-clock?dpll_iva_h12x2_ck@1bczti,divider-clock?mpu_dpll_hs_clk_divzfixed-factor-clock  dpll_mpu_ck@160zti,omap5-mpu-dpll-clock `dlhdpll_mpu_m2_ck@170zti,divider-clockpper_dpll_hs_clk_divzfixed-factor-clock..usb_dpll_hs_clk_divzfixed-factor-clock44l3_iclk_div@100zti,divider-clock!!gpu_l3_iclkzfixed-factor-clock!l4_root_clk_div@100zti,divider-clock!slimbus1_slimbus_clk@560zti,gate-clock" `aess_fclk@528zti,divider-clock#(dmic_sync_mux_ck@538z ti,mux-clock $%&8''dmic_gfclk@538z ti,mux-clock '("8mcasp_sync_mux_ck@540z ti,mux-clock $%&@))mcasp_gfclk@540z ti,mux-clock )("@mcbsp1_sync_mux_ck@548z ti,mux-clock $%&H**mcbsp1_gfclk@548z ti,mux-clock *("Hmcbsp2_sync_mux_ck@550z ti,mux-clock $%&P++mcbsp2_gfclk@550z ti,mux-clock +("Pmcbsp3_sync_mux_ck@558z ti,mux-clock $%&X,,mcbsp3_gfclk@558z ti,mux-clock ,("Xtimer5_gfclk_mux@568z ti,mux-clock%-htimer6_gfclk_mux@570z ti,mux-clock%-ptimer7_gfclk_mux@578z ti,mux-clock%-xtimer8_gfclk_mux@580z ti,mux-clock%-dummy_ckz fixed-clockclockdomainscm_core@8000ti,omap5-cm-core0clocksdpll_per_byp_mux@14cz ti,mux-clock.L//dpll_per_ck@140zti,omap4-dpll-clock/@DLH00dpll_per_x2_ckzti,omap4-dpll-x2-clock011dpll_per_h11x2_ck@158zti,divider-clock1?X77dpll_per_h12x2_ck@15czti,divider-clock1?\<<dpll_per_h14x2_ck@164zti,divider-clock1?dGGdpll_per_m2_ck@150zti,divider-clock0P99dpll_per_m2x2_ck@150zti,divider-clock1P88dpll_per_m3x2_ck@154zti,divider-clock1TUUdpll_unipro1_ck@200zti,omap4-dpll-clock 22dpll_unipro1_clkdcoldozfixed-factor-clock2>>dpll_unipro1_m2_ck@210zti,divider-clock2??dpll_unipro2_ck@1c0zti,omap4-dpll-clock33dpll_unipro2_clkdcoldozfixed-factor-clock3dpll_unipro2_m2_ck@1d0zti,divider-clock3dpll_usb_byp_mux@18cz ti,mux-clock455dpll_usb_ck@180zti,omap4-dpll-j-type-clock566dpll_usb_clkdcoldozfixed-factor-clock6EEdpll_usb_m2_ck@190zti,divider-clock6::func_128m_clkzfixed-factor-clock7HHfunc_12m_fclkzfixed-factor-clock8func_24m_clkzfixed-factor-clock9&&func_48m_fclkzfixed-factor-clock8;;func_96m_fclkzfixed-factor-clock8==l3init_60m_fclk@104zti,divider-clock:@@dss_32khz_clk@1420zti,gate-clock-  dss_48mhz_clk@1420zti,gate-clock;  dss_dss_clk@1420zti,gate-clock< dss_sys_clk@1420zti,gate-clock%  gpio2_dbclk@1060zti,gate-clock-`gpio3_dbclk@1068zti,gate-clock-hgpio4_dbclk@1070zti,gate-clock-pgpio5_dbclk@1078zti,gate-clock-xgpio6_dbclk@1080zti,gate-clock-gpio7_dbclk@1110zti,gate-clock-gpio8_dbclk@1118zti,gate-clock-iss_ctrlclk@1320zti,gate-clock= lli_txphy_clk@f20zti,gate-clock> lli_txphy_ls_clk@f20zti,gate-clock?  mmc1_32khz_clk@1628zti,gate-clock-(sata_ref_clk@1688zti,gate-clockusb_host_hs_hsic480m_p1_clk@1658zti,gate-clock: Xusb_host_hs_hsic480m_p2_clk@1658zti,gate-clock:Xusb_host_hs_hsic480m_p3_clk@1658zti,gate-clock:Xusb_host_hs_hsic60m_p1_clk@1658zti,gate-clock@ Xusb_host_hs_hsic60m_p2_clk@1658zti,gate-clock@ Xusb_host_hs_hsic60m_p3_clk@1658zti,gate-clock@Xutmi_p1_gfclk@1658z ti,mux-clock@AXBBusb_host_hs_utmi_p1_clk@1658zti,gate-clockBXutmi_p2_gfclk@1658z ti,mux-clock@CXDDusb_host_hs_utmi_p2_clk@1658zti,gate-clockD Xusb_host_hs_utmi_p3_clk@1658zti,gate-clock@ Xusb_otg_ss_refclk960m@16f0zti,gate-clockEusb_phy_cm_clk32k@640zti,gate-clock-@usb_tll_hs_usb_ch0_clk@1668zti,gate-clock@husb_tll_hs_usb_ch1_clk@1668zti,gate-clock@ husb_tll_hs_usb_ch2_clk@1668zti,gate-clock@ hfdif_fclk@1328zti,divider-clock7(gpu_core_gclk_mux@1520z ti,mux-clockFG gpu_hyd_gclk_mux@1520z ti,mux-clockFG hsi_fclk@1638zti,divider-clock88mmc1_fclk_mux@1628z ti,mux-clockH8(IImmc1_fclk@1628zti,divider-clockI(mmc2_fclk_mux@1630z ti,mux-clockH80JJmmc2_fclk@1630zti,divider-clockJ0timer10_gfclk_mux@1028z ti,mux-clock-(timer11_gfclk_mux@1030z ti,mux-clock-0timer2_gfclk_mux@1038z ti,mux-clock-8timer3_gfclk_mux@1040z ti,mux-clock-@timer4_gfclk_mux@1048z ti,mux-clock-Htimer9_gfclk_mux@1050z ti,mux-clock-Pclockdomainsl3init_clkdmti,clockdomain6l4@4ae00000ti,omap5-l4-wkupsimple-bus Jcounter@4000ti,omap-counter32k@@ counter_32kprm@6000 ti,omap5-prm`0  clockssys_clkin@110z ti,mux-clockKLMNOPQabe_dpll_bypass_clk_mux@108z ti,mux-clock-abe_dpll_clk_mux@10cz ti,mux-clock- custefuse_sys_gfclk_divzfixed-factor-clockdss_syc_gfclk_divzfixed-factor-clock%%wkupaon_iclk_mux@108z ti,mux-clockRSSl3instr_ts_gclk_divzfixed-factor-clockSgpio1_dbclk@1938zti,gate-clock-8timer1_gfclk_mux@1940z ti,mux-clock-@clockdomainsscrm@a000ti,omap5-scrm clocksauxclk0_src_gate_ck@310z ti,composite-no-wait-gate-clockTVVauxclk0_src_mux_ck@310zti,composite-mux-clock TUWWauxclk0_src_ckzti,composite-clockVWXXauxclk0_ck@310zti,divider-clockXeeauxclk1_src_gate_ck@314z ti,composite-no-wait-gate-clockTYYauxclk1_src_mux_ck@314zti,composite-mux-clock TUZZauxclk1_src_ckzti,composite-clockYZ[[auxclk1_ck@314zti,divider-clock[ffauxclk2_src_gate_ck@318z ti,composite-no-wait-gate-clockT\\auxclk2_src_mux_ck@318zti,composite-mux-clock TU]]auxclk2_src_ckzti,composite-clock\]^^auxclk2_ck@318zti,divider-clock^ggauxclk3_src_gate_ck@31cz ti,composite-no-wait-gate-clockT__auxclk3_src_mux_ck@31czti,composite-mux-clock TU``auxclk3_src_ckzti,composite-clock_`aaauxclk3_ck@31czti,divider-clockahhauxclk4_src_gate_ck@320z ti,composite-no-wait-gate-clockT bbauxclk4_src_mux_ck@320zti,composite-mux-clock TU ccauxclk4_src_ckzti,composite-clockbcddauxclk4_ck@320zti,divider-clockd iiauxclkreq0_ck@210z ti,mux-clockefghiauxclkreq1_ck@214z ti,mux-clockefghiauxclkreq2_ck@218z ti,mux-clockefghiauxclkreq3_ck@21cz ti,mux-clockefghiclockdomainspinmux@c840 ti,omap5-padconfpinctrl-single@<defaultjpinmux_palmas_sys_nirq_pins (mmpinmux_usbhost_wkup_pins jjpinmux_wlcore_irq_pin ocmcram@40300000 mmio-sram@0dma-controller@4a056000ti,omap4430-sdmaJ`0   (kkgpio@4ae10000ti,omap4-gpioJ gpio15GWgpio@48055000ti,omap4-gpioHP gpio2GWgpio@48057000ti,omap4-gpioHp gpio3GWgpio@48059000ti,omap4-gpioH  gpio4GWgpio@4805b000ti,omap4-gpioH !gpio5GWxxgpio@4805d000ti,omap4-gpioH "gpio6GWgpio@48051000ti,omap4-gpioH #gpio7GWgpio@48053000ti,omap4-gpioH0 ygpio8GWp234cl r~gpio8_234/msecuregpmc@50000000ti,omap4430-gpmcP krxtxgpmc!fckGWi2c@48070000 ti,omap4-i2cH 8i2c1defaultlpalmas@48 ti,palmas Hdefaultmnppgpioti,palmas-gpioGWoopalmas_usbti,palmas-usb-vid "opalmas_clk32k@1ti,palmas-clk32kgaudiozwwrtcti,palmas-rtc&p+Hgpadcti,palmas-gpadcn palmas_pmicti,palmas-pmic&p short-irqqqqqq.q>qTqjqyqrrqrqqsqqregulatorssmps123;smps123J 'b`&smps45;smps45J 'b0&smps6;smps6Jpbp&smps7;smps7Jw@bw@&uusmps8;smps8J 'b0&smps9;smps9J b 8vvsmps10_out2 ;smps10_out2JLK@bLK@&smps10_out1 ;smps10_out1JLK@bLK@ldo1;ldo1Jw@bw@ldo2;ldo2J*b* Fdisabledldo3;ldo3J`b`& Fdisabledldo4;ldo4Jw@bw@ldo5;ldo5Jw@bw@&ldo6;ldo6JObO&ldo7;ldo7Jb Fdisabledldo8;ldo8J-b-& Fdisabledldo9;ldo9Jw@b-&ldoln;ldolnJw@bw@&ldousb;ldousbJ1Pb1P&regen3;regen3&palmas_power_buttonti,palmas-pwrbutton&pMtwl@4b ti,twl6040zKdefaultt w[ufvrwclk32k x i2c@48072000 ti,omap4-i2cH  9i2c2i2c@48060000 ti,omap4-i2cH =i2c3i2c@4807a000 ti,omap4-i2cH >i2c4i2c@4807c000 ti,omap4-i2cH <i2c5defaultygpio@22 ti,tca6424"GWspinlock@4a0f6000ti,omap4-hwspinlockJ` spinlockspi@48098000ti,omap4-mcspiH  Amcspi1@k#k$k%k&k'k(k)k* tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap4-mcspiH  Bmcspi2 k+k,k-k.tx0rx0tx1rx1defaultzspi@480b8000ti,omap4-mcspiH  [mcspi3kktx0rx0default{spi@480ba000ti,omap4-mcspiH  0mcspi4kFkGtx0rx0serial@4806a000ti,omap4-uartH Huart1ldefault|serial@4806c000ti,omap4-uartH Iuart2lserial@48020000ti,omap4-uartH Juart3ldefault}J~serial@4806e000ti,omap4-uartH Fuart4lserial@48066000ti,omap4-uartH` iuart5ldefaultserial@48068000ti,omap4-uartH juart6lmmc@4809c000ti,omap4-hsmmcH  Smmc1k=k>txrxmmc@480b4000ti,omap4-hsmmcH @ Vmmc2k/k0txrxs mmc@480ad000ti,omap4-hsmmcH  ^mmc3kMkNtxrx)default^~jwlcore@2 ti,wl1837default&<mmc@480d1000ti,omap4-hsmmcH  `mmc4k9k:txrx Fdisabledmmc@480d5000ti,omap4-hsmmcH P ;mmc5k;k<txrx Fdisabledmmu@4a066000ti,omap4-iommuJ` mmu_dspPmmu@55082000ti,omap4-iommuU  dmmu_ipuP]keypad@4ae1c000ti,omap4-keypadJkbdmcpdm@40132000ti,omap4-mcpdm@ I smpudma pmcpdmkAkBup_linkdn_linkFokaydefaultpdmclkdmic@4012e000ti,omap4-dmic@Ismpudma rdmickCup_link Fdisabledmcbsp@40122000ti,omap4-mcbsp@ I smpudma common}mcbsp1k!k"txrxFokaydefaultmcbsp@40124000ti,omap4-mcbsp@@I@smpudma common}mcbsp2kktxrxFokaydefaultmcbsp@40126000ti,omap4-mcbsp@`I`smpudma common}mcbsp3kktxrx Fdisabledmailbox@4a0f4000ti,omap4-mailboxJ@ mailboxmbox_ipu  mbox_dsp  timer@4ae18000ti,omap5430-timerJ %timer1timer@48032000ti,omap5430-timerH  &timer2timer@48034000ti,omap5430-timerH@ 'timer3timer@48036000ti,omap5430-timerH` (timer4timer@40138000ti,omap5430-timer@I )timer5timer@4013a000ti,omap5430-timer@I *timer6timer@4013c000ti,omap5430-timer@I +timer7timer@4013e000ti,omap5430-timer@I ,timer8timer@4803e000ti,omap5430-timerH -timer9timer@48086000ti,omap5430-timerH` .timer10timer@48088000ti,omap5430-timerH /timer11wdt@4ae14000ti,omap5-wdtti,omap3-wdtJ@ P wd_timer2dmm@4e000000 ti,omap5-dmmN qdmmemif@4c000000 ti,emif-4d5emif1L n.Cemif@4d000000 ti,emif-4d5emif2M o.Comap_dwc3@4a020000ti,dwc3 usb_otg_ssJ ]V`gdwc3@4a030000 snps,dwc3J$\\]peripheralhostotgsxusb2-phyusb3-phy peripheralocp2scp@4a080000ti,omap-ocp2scpJ  ocp2scp1usb2phy@4a084000 ti,omap-usb2J@|wkupclkrefclkusb3phy@4a084400 ti,omap-usb3JDJHdJL@sphy_rxphy_txpll_ctrlp wkupclksysclkrefclkusbhstll@4a062000 ti,usbhs-tllJ  N usb_tll_hsusbhshost@4a064000ti,usbhs-hostJ@ usb_host_hs @AC3refclk_60m_intrefclk_60m_ext_p1refclk_60m_ext_p2 ehci-hsic ehci-hsicohci@4a064800ti,ohci-omap3JH Lehci@4a064c00 ti,ehci-omapJL M shub@2 usb424,3503usbether@3 usb424,9730bandgap@4a0021e0 J! J#, J#,J#< ~ti,omap5430-bandgapocp2scp@4a090000ti,omap-ocp2scpJ  ocp2scp3phy@4a096000ti,phy-pipe3-sataJ `J ddJ h@sphy_rxphy_txpll_ctrltsysclkrefclksata@4a141100snps,dwc-ahciJJ 6s xsata-physatadss@58000000 ti,omap5-dssXFok dss_corefckdispc@58001000ti,omap5-dispcX  dss_dispcfckencoder@58002000ti,omap5-rfbiX  Fdisabled dss_rfbi!fckickencoder@58004000 ti,omap5-dsiX@XB@XC@sprotophypll 5 Fdisabled dss_dsi1 fcksys_clkencoder@58005000 ti,omap5-dsiXX@X@sprotophypll 7 Fdisabled dss_dsi2 fcksys_clkencoder@58060000ti,omap5-hdmi XXXXswppllphycore eFok dss_hdmi fcksys_clkkL audio_txdefaultportendpointregulator-abb-mpu ti,abb-v2;abb_mpu 2  J|J`J!J3sbase-addressint-addressefuse-addressldo-address ! : R0 f,regulator-abb-mm ti,abb-v2;abb_mm 2  J|J`J!J3sbase-addressint-addressefuse-addressldo-address ! : R0 ffixedregulator-vmainregulator-fixed;vmainJLK@bLK@fixedregulator-vsys_cobraregulator-fixed ;vsys_cobra rJLK@bLK@qqfixedregulator-vdds_1v8_mainregulator-fixed;vdds_1v8_main ruJw@bw@rrfixedregulator-mmcsdregulator-fixed ;vmmcsd_fixedJ-b-sssdhci0_pwrseqmmc-pwrseq-simplew ext_clockfixedregulator-mmcsdioregulator-fixed;vmmcsdio_fixedJw@bw@ x r }pdefaulthsusb2_phyusb-nop-xceiv f main_clk$hsusb3_phyusb-nop-xceiv encoder ti,tpd12s015default$lportsport@0endpointport@1endpointconnectorhdmi-connector hdmibportendpointsoundti,abe-twl6040 omap5-uevm  $   Headset StereophoneHSOLHeadset StereophoneHSORLine OutAUXLLine OutAUXRHSMICHeadset MicHeadset MicHeadset Mic BiasAFMLLine InAFMRLine Inmemory@80000000memoryleds gpio-ledsled1 omap5:blue:usr1 lx heartbeat off #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2i2c3i2c4serial0serial1serial2serial3serial4serial5display0ethernetdevice_typeregoperating-pointsclocksclock-namesclock-latencycooling-min-levelcooling-max-level#cooling-cellscpu0-supplylinux,phandlepolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-deviceinterruptsinterrupt-controller#interrupt-cellsti,hwmodssramrangespinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-frequencyti,bit-shiftti,max-divti,index-starts-at-oneclock-multclock-divti,index-power-of-twoti,dividersti,set-rate-parent#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsgpio-hoggpiosoutput-highline-namedmasdma-namesgpmc,num-csgpmc,num-waitpinsti,system-power-controllerti,mux-pad1ti,mux-pad2ti,enable-vbus-detectionti,enable-id-detectionti,wakeupid-gpiosti,backup-battery-chargeableti,backup-battery-charge-high-current#io-channel-cellsti,channel0-current-microampti,channel3-current-microampinterrupt-namesti,ldo6-vibratorsmps123-in-supplysmps45-in-supplysmps6-in-supplysmps7-in-supplysmps8-in-supplysmps9-in-supplysmps10_out2-in-supplysmps10_out1-in-supplyldo1-in-supplyldo2-in-supplyldo3-in-supplyldo4-in-supplyldo5-in-supplyldo6-in-supplyldo7-in-supplyldo8-in-supplyldo9-in-supplyldoln-in-supplyldousb-in-supplyregulator-always-onregulator-boot-onti,smps-rangestatuswakeup-sourcevio-supplyv2v1-supplyenable-active-highti,audpwron-gpio#hwlock-cellsti,spi-num-csinterrupts-extendedti,dual-voltti,needs-special-resetpbias-supplyvmmc-supplybus-widthti,non-removablemmc-pwrseqcap-power-off-cardref-clock-frequency#iommu-cellsti,iommu-bus-err-backreg-namesti,buffer-size#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,timer-alwonti,timer-dspti,timer-pwmti,no-idle-on-initphy-typehw-caps-read-idle-ctrlhw-caps-ll-interfacehw-caps-temp-alertutmi-modeextconvbus-supplyphysphy-namesdr_modesyscon-phy-power#phy-cellsport2-modeport3-mode#thermal-sensor-cellsports-implementedvdda-supplyremote-endpointti,settling-timeti,clock-cyclesti,tranxdone-status-maskti,ldovbb-override-maskti,ldovbb-vset-maskti,abb_infovin-supplystartup-delay-usreset-gpioslabelti,modelti,jack-detectionti,mclk-freqti,mcpdmti,twl6040ti,audio-routinglinux,default-triggerdefault-state