mX8h\(h$+hisilicon,hi3660-hikey960hisilicon,hi3660 + 7HiKey960psci arm,psci-0.2=smccpus+cpu-mapcluster0core0Dcore1Dcore2Dcore3Dcluster1core0Dcore1Dcore2Dcore3D cpu@0arm,cortex-a53arm,armv8HcpuTXpsciflcpu@1arm,cortex-a53arm,armv8HcpuTXpsciflcpu@2arm,cortex-a53arm,armv8HcpuTXpsciflcpu@3arm,cortex-a53arm,armv8HcpuTXpsciflcpu@100arm,cortex-a73arm,armv8HcpuTXpsciflcpu@101arm,cortex-a73arm,armv8HcpuTXpsciflcpu@102arm,cortex-a73arm,armv8HcpuTXpsciflcpu@103arm,cortex-a73arm,armv8HcpuTXpscif l interrupt-controller@e82b0000 arm,gic-400@T++ +@ +` t  fltimerarm,armv8-timer 0   soc simple-bus+crg_ctrl@fff35000 hisilicon,hi3660-crgctrlsysconTPf l crg_rst_controllerhisilicon,hi3660-reset flpctrl@e8a09000hisilicon,hi3660-pctrlsysconT蠐 crg_ctrl@fff34000 hisilicon,hi3660-pmuctrlsysconT@sctrl@fff0a000hisilicon,hi3660-sctrlsysconTf*l*iomcu@ffd7e000hisilicon,hi3660-iomcusysconTf l resethisilicon,hi3660-reset f l timer@fff14000arm,sp804arm,primecellT@01 timer1timer2apb_pclki2c@ffd71000snps,designware-i2cT v+  default okayLS-I2C0i2c@ffd72000snps,designware-i2cT  w+  defaultokayadv7533@39ok adi,adv7533T9i2c@fdf0c000snps,designware-i2cT Q+ 7 xdefault disabledi2c@fdf0b000snps,designware-i2cT :+ 6 `defaultokayLS-I2C1serial@fdf02000arm,pl011arm,primecellT  J h uartclkapb_pclkdefault disabledserial@fdf00000arm,pl011arm,primecellT K 9 9uartclkapb_pclkdefault disabledserial@fdf03000arm,pl011arm,primecellT0 L : uartclkapb_pclkdefault disabledserial@ffd74000arm,pl011arm,primecellT@ r  uartclkapb_pclkdefaultokay LS-UART0serial@fdf01000arm,pl011arm,primecellT M ; ;uartclkapb_pclkdefaultokaybluetooth ti,wl1837-st % 2serial@fdf05000arm,pl011arm,primecellTP N < <uartclkapb_pclkdefault!" disabledserial@fff32000arm,pl011arm,primecellT  O uartclkapb_pclkdefault#$okay LS-UART1rtc@fff04000arm,pl031arm,primecellT@ .  apb_pclkgpio@e8a0b000arm,pl061arm,primecellT蠰 T<LX%t  apb_pclkgpio@e8a0c000arm,pl061arm,primecellT U<LX%t  apb_pclkgpio@e8a0d000arm,pl061arm,primecellT V<LX%t ! apb_pclkgpio@e8a0e000arm,pl061arm,primecellT W<LX%t " apb_pclkgpio@e8a0f000arm,pl061arm,primecellT X<LX%t # apb_pclkf>l>gpio@e8a10000arm,pl061arm,primecellT Y<LX%&t $ apb_pclkgpio@e8a11000arm,pl061arm,primecellT Z<LX%.t % apb_pclkf@l@gpio@e8a12000arm,pl061arm,primecellT  [<LX%6t & apb_pclkgpio@e8a13000arm,pl061arm,primecellT0 \<LX%>t ' apb_pclkgpio@e8a14000arm,pl061arm,primecellT@ ]<LX%Ft ( apb_pclkgpio@e8a15000arm,pl061arm,primecellTP ^<LX%Nt ) apb_pclkgpio@e8a16000arm,pl061arm,primecellT` _<LX%Vt * apb_pclkf/l/gpio@e8a17000arm,pl061arm,primecellTp `<L X%^%et + apb_pclkgpio@e8a18000arm,pl061arm,primecellT血 a<LX%ft , apb_pclkgpio@e8a19000arm,pl061arm,primecellT衐 b<LX%nt - apb_pclkgpio@e8a1a000arm,pl061arm,primecellT衠 c<LX%vt . apb_pclkf l gpio@e8a1b000arm,pl061arm,primecellT衰 d<Lt / apb_pclkgpio@e8a1c000arm,pl061arm,primecellT e<Lt 0 apb_pclkgpio@ff3b4000arm,pl061arm,primecellT;@ f<LX&t 1 apb_pclkf.l.gpio@ff3b5000arm,pl061arm,primecellT;P g<LX&t 2 apb_pclkgpio@e8a1f000arm,pl061arm,primecellT h<LX't 3 apb_pclkgpio@e8a20000arm,pl061arm,primecellT i<LtX( 4 apb_pclkgpio@fff0b000arm,pl061arm,primecellT j<LX)t* apb_pclkf:l:gpio@fff0c000arm,pl061arm,primecellT k<LX)t* apb_pclkf?l?gpio@fff0d000arm,pl061arm,primecellT l<LX) t* apb_pclkgpio@fff0e000arm,pl061arm,primecellT m<L X))t* apb_pclkf0l0gpio@fff0f000arm,pl061arm,primecellT n<LX)t* apb_pclkgpio@fff10000arm,pl061arm,primecellT o<LX)$t* apb_pclkf,l,gpio@fff1d000arm,pl061arm,primecellT <Lt* apb_pclkspi@ffd68000arm,pl022arm,primecellTր+ t  apb_pclkdefault+d k,okayLS-SPI0spi@ff3b3000arm,pl022arm,primecellT;0+ 8 5 apb_pclkdefault-d k.okayHS-SPI1pcie@f4000000hisilicon,kirin960-pcie@T? tdbiapbphyconfig~+Hpcit(  R S Q P:pcie_phy_refpcie_auxpcie_apb_phypcie_apb_syspcie_aclk /dwmmc1@ff37f000+hisilicon,hi3660-dw-mshcT7  K ciubiu0   0)*default 123ER_lokayz45slot@0Tdwmmc2@ff3ff000hisilicon,hi3660-dw-mshcT?  L ciubiu default 678okz9+wlcore@2 ti,wl1837T :gpio-rangef;l;pinmux@e896c000pinctrl-singleT $ A;;tf%l%pmu_pmx_func [ csi0_pwd_n_pmx_func[Dcsi1_pwd_n_pmx_func[Lisp0_pmx_func[Xdhisp1_pmx_func[\lppwr_key_pmx_func[f<l<i2c3_pmx_func[,0fli2c4_pmx_func[pcie_perstn_pmx_func[\usbhub5734_pmx_func[ uart0_pmx_func[fluart1_pmx_func [fluart2_pmx_func [fluart3_pmx_func [fluart4_pmx_func [fluart5_pmx_func [f!l!uart6_pmx_func [f#l#cam0_rst_pmx_func[cam1_rst_pmx_func[$pinmux@ff37e000pinctrl-singleT7 $A;f'l'sd_pmx_func0[ f1l1pinmux@ff3b6000pinctrl-singleT;`0 $A; f&l&ufs_pmx_func[spi3_pmx_func [ f-l-pinmux@ff3fd000pinctrl-singleT? $A;f(l(sdio_pmx_func0[ f6l6pinmux@fff11000pinctrl-singleT $A;*f)l)i2s2_pmx_func [DHLPslimbus_pmx_func[,0i2c0_pmx_func[f l i2c1_pmx_func[ fli2c7_pmx_func[$(flpcie_pmx_func[spi2_pmx_func [f+l+i2s0_pmx_func [48<@pinmux@e896c800pinconf-singleT pmu_cfg_func [ o i2c3_cfg_func[8<oflcsi0_pwd_n_cfg_func[Pocsi1_pwd_n_cfg_func[Xoisp0_cfg_func[dptoisp1_cfg_func[hx|opwr_key_cfg_func[of=l=uart1_cfg_func [ofluart2_cfg_func [ofluart5_cfg_func [of"l"cam0_rst_cfg_func[ouart0_cfg_func[ofluart6_cfg_func [of$l$uart3_cfg_func [ofluart4_cfg_func [oflcam1_rst_cfg_func[0opinmux@ff3b6800pinconf-singleT;h ufs_cfg_func[o0spi3_cfg_func[opinmux@ff3fd800pinconf-singleT? sdio_clk_cfg_func[of7l7sdio_cfg_func([ of8l8pinmux@ff37e800pinconf-singleT7 sd_clk_cfg_func[of2l2sd_cfg_func([ of3l3pinmux@fff11800pinconf-singleT i2c0_cfg_func[ ofli2c1_cfg_func[$(ofli2c7_cfg_func[,0oflslimbus_cfg_func[48oi2s0_cfg_func [@DHLoi2s2_cfg_func [PTX\opcie_cfg_func[ospi2_cfg_func [ousb_cfg_func[oaliases/soc/dwmmc1@ff37f000/soc/dwmmc2@ff3ff000/soc/serial@fdf02000/soc/serial@fdf00000/soc/serial@fdf03000/soc/serial@ffd74000/soc/serial@fdf01000/soc/serial@fdf05000/soc/serial@fff32000chosen serial6:115200n8memory@0HmemoryTkeys gpio-keysdefault<=power ,> GPIO Power#tleds gpio-ledsuser_led1 user_led1 ,. .heartbeatuser_led2 user_led2 ,..mmc0user_led3 user_led3 ,?Doffuser_led4 user_led4 ,?.cpu0wlan_active_led wifi_active ,0.phy0txDoffbt_active_led bt_active ,0 .hci0-powerDoffpmic@fff34000hisilicon,hi6421v530-pmicT@tregulatorsLDO3 RVOUT3_1V85aw@y!xLDO9RVOUT9_1V8_2V95ay2Zf5l5LDO11RVOUT11_1V8_2V95ay2ZLDO15 RVOUT15_3V0ay-xLDO16 RVOUT16_2V95ay-hf4l4wlan-en-1-8vregulator-fixedRwlan-en-regulatoraw@yw@ @pf9l9 compatibleinterrupt-parent#address-cells#size-cellsmodelmethodcpudevice_typeregenable-methodlinux,phandle#interrupt-cellsinterrupt-controllerinterruptsranges#clock-cells#reset-cellshisi,rst-sysconclocksclock-namesclock-frequencyresetspinctrl-namespinctrl-0statuslabelenable-gpiosmax-speedgpio-controller#gpio-cellsgpio-rangesnum-cscs-gpiosreg-namesbus-rangenum-lanesinterrupt-map-maskinterrupt-mapreset-gpioscd-invertednum-slotsbus-widthdisable-wpcap-sd-highspeedsupports-highspeedcard-detect-delaycd-gpioshisilicon,peripheral-sysconsd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplykeep-power-in-suspendbroken-cdti,non-removable#pinctrl-single,gpio-range-cells#pinctrl-cells#gpio-range-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,gpio-rangepinctrl-single,pinspinctrl-single,bias-pulldownpinctrl-single,bias-pulluppinctrl-single,drive-strengthmshc1mshc2serial0serial1serial2serial3serial4serial5serial6stdout-pathwakeup-sourcelinux,codelinux,default-triggerdefault-stateregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-enable-ramp-delayregulator-boot-onregulator-always-ongpiostartup-delay-usenable-active-high