=8;$(:hisilicon,hip06-d03 +&7Hisilicon Hip06 D03 Development Boardpsci arm,psci-0.2=smccpus+cpu-mapcluster0core0Dcore1Dcore2Dcore3Dcluster1core0Dcore1Dcore2Dcore3D cluster2core0D core1D core2D core3D cluster3core0Dcore1Dcore2Dcore3Dcpu@10000Hcpuarm,cortex-a57arm,armv8TXpscifw}cpu@10001Hcpuarm,cortex-a57arm,armv8TXpscifw}cpu@10002Hcpuarm,cortex-a57arm,armv8TXpscifw}cpu@10003Hcpuarm,cortex-a57arm,armv8TXpscifw}cpu@10100Hcpuarm,cortex-a57arm,armv8TXpscifw}cpu@10101Hcpuarm,cortex-a57arm,armv8TXpscifw}cpu@10102Hcpuarm,cortex-a57arm,armv8TXpscifw}cpu@10103Hcpuarm,cortex-a57arm,armv8TXpscifw } cpu@10200Hcpuarm,cortex-a57arm,armv8TXpscifw } cpu@10201Hcpuarm,cortex-a57arm,armv8TXpscifw } cpu@10202Hcpuarm,cortex-a57arm,armv8TXpscifw } cpu@10203Hcpuarm,cortex-a57arm,armv8TXpscifw } cpu@10300Hcpuarm,cortex-a57arm,armv8TXpscifw}cpu@10301Hcpuarm,cortex-a57arm,armv8TXpscifw}cpu@10302Hcpuarm,cortex-a57arm,armv8TXpscifw}cpu@10303Hcpuarm,cortex-a57arm,armv8TXpscifw}l2-cache0cachew}l2-cache1cachew}l2-cache2cachew}l2-cache3cachew}interrupt-controller@4d000000 arm,gic-v3+PTMM0  w}interrupt-controller@c6000000arm,gic-v3-itsTw}timerarm,armv8-timer0   pmuarm,cortex-a57-pmu mbigen_pcie@a0080000hisilicon,mbigen-v2Tintc_usbw}intc_sas1w"}"intc_sas2@w#}#mbigen_dsa@c0080000hisilicon,mbigen-v2Tintc_dsaf0w}intc-sas0 w } soc simple-bus+refclk fixed-clock'w}ohci@a7030000 generic-ohciT 4Aokehci@a7020000 generic-ehciT 4Aoksub_ctrl_c@60000000hisilicon,peri-subctrlsysconT`w}dsa_subctrl@c0000000hisilicon,dsa-subctrlsysconTw}pcie_subctl@a0000000"hisilicon,pcie-sas-subctrlsysconTw!}!sds_ctrl@c2200000sysconT w}mdio@603c0000hisilicon,hns-mdioT`<H8 8SZ+ethernet-phy@0ethernet-phy-ieee802.3-c22Tw}ethernet-phy@1ethernet-phy-ieee802.3-c22Tw}dsa@c7000000+hisilicon,hns-dsaf-v2 V6port-16rss T`[ppe-basedsaf-base et @ABCDEFGHIJKLMNOPQRSTUVWX      !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~      !"#$%&'()*+,-./0123456789:;<=>?4w}port@0Tfiberport@1Tfiberport@4Tcopperport@5Tcopperethernet-4hisilicon,hns-nic-v2Aok4ethernet-5hisilicon,hns-nic-v2Aok4ethernet-0hisilicon,hns-nic-v2Aok4ethernet-1hisilicon,hns-nic-v2Aok4sas@c3000000hisilicon,hip06-sas-v2T P ' `6Z0I8\co4 @ABCDEFGHIKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~YZ[\]^_`abcdefghijklmnopqrstuvwx Adisabledsas@a2000000hisilicon,hip06-sas-v2T P !y' 6Z I\co4 "@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_Aoksas@a3000000hisilicon,hip06-sas-v2T P !' 6ZpI\co 4 #     `abcdefghijklmnopqrstuvwxyz{|}~ Adisabledmemory@00000000HmemoryT@chosen compatibleinterrupt-parent#address-cells#size-cellsmodelmethodcpudevice_typeregenable-methodnext-level-cachelinux,phandle#interrupt-cellsrangesinterrupt-controller#redistributor-regionsredistributor-strideinterruptsmsi-controller#msi-cellsmsi-parentnum-pinsclock-frequency#clock-cellsdma-coherentstatussubctrl-vbasemodereg-namessubctrl-sysconreset-field-offsetdesc-numbuf-sizeserdes-sysconport-rst-offsetport-mode-offsetmedia-typephy-handleae-handleport-idx-in-aelocal-mac-addresssas-addrhisilicon,sas-sysconctrl-reset-regctrl-reset-sts-regctrl-clock-ena-regclocksqueue-countphy-counthip06-sas-v2-quirk-amt