C8?(>#Qualcomm Technologies, Inc. DB820c&&2arrow,apq8096-db820cqcom,apq8096-sbcchosen=serial0:115200n8memoryImemoryUreserved-memory&Ymba@91500000UP `slpi@90b00000U`venus@90400000U@p`adsp@8ea00000U`g(m(mpss@88800000U `smem-mem@86000000U `g m memory@85800000U`memory@86200000U ``cpus&cpu@0Icpu 2qcom,kryoUupscigml2-cache2cachegmcpu@1Icpu 2qcom,kryoUupscigmcpu@100Icpu 2qcom,kryoUupscigml2-cache2cachegmcpu@101Icpu 2qcom,kryoUupscigmcpu-mapcluster0core0core1cluster1core0core1thermal-zonescpu-thermal0tripstrip0$Ppassivetrip1 Pcriticalcpu-thermal1tripstrip0$Ppassivetrip1 Pcriticalcpu-thermal2tripstrip0$Ppassivetrip1 Pcriticalcpu-thermal3 tripstrip0$Ppassivetrip1 Pcriticaltimer2arm,armv8-timer0   clocksxo_board 2fixed-clock$ xo_boardgmsleep_clk 2fixed-clock sleep_clkpsci 2arm,psci-1.0|smcfirmwarescm2qcom,scm-msm8996hwlock2qcom,tcsr-mutex * 1g m smem 2qcom,smem? M soc&Y 2simple-bussyscon@7400002sysconUtg m interrupt-controller@9bc0000 2arm,gic-v3Uf{U    gmsyscon@98200002sysconU g*m*clock-controller@3000002qcom,gcc-msm8996U0 g m clock-controller@64000002qcom,apcc-msm8996U@ spi@075750002qcom,spi-qup-v2.2.1UWP _ o m coreifacedefaultsleep &okayLS-SPI0i2c@075b50002qcom,i2c-qup-v2.2.1U[P e  ifacecoredefaultsleep&okayHS-I2C2thermal-sensor@4a80002qcom,msm8996-tsensUJ  gmserial@75b0000%2qcom,msm-uartdm-v1.4qcom,msm-uartdmU[ r  coreifaceokay LS-UART1defaultsleepi2c@075b60002qcom,i2c-qup-v2.2.1U[` f  ifacecoredefaultsleep&okayLS-I2C1serial@75b1000%2qcom,msm-uartdm-v1.4qcom,msm-uartdmU[ s  coreifaceokay LS-UART0defaultsleepi2c@075770002qcom,i2c-qup-v2.2.1UWp a m v ifacecoredefaultsleep&okayLS-I2C0spi@075ba0002qcom,spi-qup-v2.2.1U[ k  coreifacedefaultsleep&okayHS-SPI1sdhci@74a4900okay2qcom,sdhci-msm-v4UJIJ@ hc_memcore_mem}*hc_irqpwr_irqifacecorexo h g:defaultsleep !"# D$&pinctrl@10100002qcom,msm8996-pinctrlU0 M]fUg$m$blsp1_spi0_defaultg m pinmux iblsp_spi1rgpio0gpio1gpio3pinmux_csigpiorgpio2pinconfrgpio0gpio1gpio3w pinconf_csrgpio2wblsp1_spi0_sleepgmpinmuxigpiorgpio0gpio1gpio2gpio3pinconfrgpio0gpio1gpio2gpio3wblsp1_i2c2_defaultgmpinmux iblsp_i2c3rgpio47gpio48pinconfrgpio47gpio48wblsp1_i2c2_sleepgmpinmuxigpiorgpio47gpio48pinconfrgpio47gpio48wblsp2_i2c0gmpinmux iblsp_i2c7rgpio55gpio56pinconfrgpio55gpio56wblsp2_i2c0_sleepgmpinmuxigpiorgpio55gpio56pinconfrgpio55gpio56wblsp2_uart1_2pinsgmpinmux iblsp_uart8 rgpio4gpio5pinconf rgpio4gpio5wblsp2_uart1_2pins_sleepgmpinmuxigpio rgpio4gpio5pinconf rgpio4gpio5wblsp2_uart1_4pinspinmux iblsp_uart8rgpio4gpio5gpio6gpio7pinconfrgpio4gpio5gpio6gpio7wblsp2_uart1_4pins_sleeppinmuxigpiorgpio4gpio5gpio6gpio7pinconfrgpio4gpiio5gpio6gpio7wblsp2_i2c1gmpinmux iblsp_i2c8 rgpio6gpio7pinconf rgpio6gpio7wblsp2_i2c1_sleepgmpinmuxigpio rgpio6gpio7pinconf rgpio6gpio7wblsp2_uart2_2pinspinmux iblsp_uart9rgpio49gpio50pinconfrgpio49gpio50wblsp2_uart2_2pins_sleeppinmuxigpiorgpio49gpio50pinconfrgpio49gpio50wblsp2_uart2_4pinsgmpinmux iblsp_uart9rgpio49gpio50gpio51gpio52pinconfrgpio49gpio50gpio51gpio52wblsp2_uart2_4pins_sleepgmpinmuxigpiorgpio49gpio50gpio51gpio52pinconfrgpio49gpio50gpio51gpio52wblsp2_spi5_defaultgmpinmux iblsp_spi12rgpio85gpio86gpio88pinmux_csigpiorgpio87pinconfrgpio85gpio86gpio88w pinconf_csrgpio87wblsp2_spi5_sleepgmpinmuxigpiorgpio85gpio86gpio87gpio88pinconfrgpio85gpio86gpio87gpio88wsdc2_clk_ongmconfig rsdc2_clkwsdc2_clk_offg m config rsdc2_clkwsdc2_cmd_ongmconfig rsdc2_cmdw sdc2_cmd_offg!m!config rsdc2_cmdwsdc2_data_ongmconfig rsdc2_dataw sdc2_data_offg"m"config rsdc2_datawsdc2_cd_ongmmuxrgpio38igpioconfigrgpio38wsdc2_cd_offg#m#muxrgpio38igpioconfigrgpio38wtimer@09840000&Y2arm,armv7-timer-memU $frame@9850000U  frame@9870000 U  disabledframe@9880000 !U  disabledframe@9890000 "U  disabledframe@98a0000 #U  disabledframe@98b0000 $U  disabledframe@98c0000 %U  disabledqcom,spmi@400f0002qcom,spmi-pmic-arb(U@ ! corechnlsobsrvrintrcnfg *periph_irq F&fUpmic@02qcom,pm8994qcom,spmi-pmicU&rtc@60002qcom,pm8941-rtcU`a  rtcalarmagpios@c0002qcom,pm8994-gpioUM]`default%g,m,pm8994_gpio5g%m%pinconfrgpio5pm8996_gpio2g+m+pinconfrgpio2inormalmpps@a0002qcom,pm8994-mppUM]pmic@12qcom,pm8994qcom,spmi-pmicU&clock-controller@8c00002qcom,mmcc-msm8996U(&&&&& & 6%1|0G:i98p1,@g&m&adsp-pil2qcom,msm8996-adsp-pil@K''''#*wdogfatalreadyhandoverstop-ackxo?(_)pstopadsp-smp2p 2qcom,smp2p  * master-kernelmaster-kernelg)m)slave-kernel slave-kernelfUg'm'smp2p-slpi 2qcom,smp2p  *slave-kernel slave-kernelfUmaster-kernelmaster-kernelaliases/soc/serial@75b0000/soc/serial@75b1000/soc/i2c@07577000/soc/i2c@075b6000/soc/i2c@075b5000/soc/spi@07575000/soc/spi@075ba000gpio_keys 2gpio-keys&default+button@0 Volume Ups G, modelinterrupt-parent#address-cells#size-cellscompatiblestdout-pathdevice_typeregrangesno-maplinux,phandleenable-methodnext-level-cachecache-levelcpupolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresisinterrupts#clock-cellsclock-frequencyclock-output-namessyscon#hwlock-cellsmemory-regionhwlocks#interrupt-cellsinterrupt-controller#redistributor-regionsredistributor-stride#reset-cells#power-domain-cellsclocksclock-namespinctrl-namespinctrl-0pinctrl-1statuslabel#thermal-sensor-cellsreg-namesinterrupt-namesbus-widthcd-gpiosgpio-controller#gpio-cellsfunctionpinsdrive-strengthbias-disableoutput-highbias-pull-downbias-pull-upframe-numberqcom,eeqcom,channeloutput-lowpower-sourceinput-enabledrive-push-pullqcom,drive-strengthassigned-clocksassigned-clock-ratesinterrupts-extendedqcom,smem-statesqcom,smem-state-namesqcom,smemqcom,ipcqcom,local-pidqcom,remote-pidqcom,entry-name#qcom,smem-state-cellsserial0serial1i2c0i2c1i2c2spi0spi1autorepeatlinux,code