Ð þíù8˜(a` LG Nexus 5Xlg,bullheadqcom,msm8992ûü.=I dW  chosendserial0:115200n8cpus.=cpu-mapcluster0core0pcpu@0tcpuarm,cortex-a53arm,armv8€„•›l2-cachecache£•›timerarm,armv8-timer0¯xo_board fixed-clockºÇ$øsleep_clk fixed-clockºÇ€vreg-vph-pwrregulator-fixed×okayÞvph-pwrí6î€6î€hwmutexqcom,sfpb-mutex 18•›smem qcom,smemFTesoc.=mÿÿÿÿ simple-businterrupt-controller@f9000000qcom,msm-qgic2t‰€ùù •›syscon@f900d000syscon€ùÐ timer@f9020000.=marm,armv7-timer-mem€ùframe@f9021000š¯ €ùù frame@f9023000š ¯ €ù0 ×disabledframe@f9024000š ¯ €ù@ ×disabledframe@f9025000š ¯ €ùP ×disabledframe@f9026000š ¯ €ù` ×disabledframe@f9027000š ¯€ùp ×disabledframe@f9028000š ¯€ù€ ×disabledrestart@fc4ab000 qcom,pshold€üJ°pinctrl@fd510000qcom,msm8994-pinctrl€ýQ@ ¯Ð§·t‰blsp1_uart2_default• › pinmux Ãblsp_uart2 Ìgpio4gpio5pinconf Ìgpio4gpio5Ñàblsp1_uart2_sleep• › pinmuxÃgpio Ìgpio4gpio5pinconf Ìgpio4gpio5Ñíserial@f991e000%qcom,msm-uartdm-v1.4qcom,msm-uartdm€ù‘à ¯l×okay ücoreifaceH:defaultsleep ' clock-controller@fc400000qcom,gcc-msm8994º1>€ü@ •›memory@fc428000qcom,rpm-msg-ram€üB€@•›syscon@fd484000.=syscon€ýH@•›memorytmemory€reserved-memory.=msmem@6a00000€  R•›aliasesY/soc/serial@f991e000 modelcompatibleqcom,msm-idinterrupt-parent#address-cells#size-cellsqcom,board-idqcom,pmic-idstdout-pathcpudevice_typeregnext-level-cachelinux,phandlecache-levelinterrupts#clock-cellsclock-frequencystatusregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onsyscon#hwlock-cellsmemory-regionqcom,rpm-msg-ramhwlocksrangesinterrupt-controller#interrupt-cellsframe-numbergpio-controller#gpio-cellsfunctionpinsdrive-strengthbias-disablebias-pull-downclock-namesclockspinctrl-namespinctrl-0pinctrl-1#reset-cells#power-domain-cellsno-mapserial0