Ð þí98<(ýHuawei Nexus 6Phuawei,anglerqcom,msm8994Ï  *;JVZchosendserial0:115200n8cpus;Jcpu-mapcluster0core0pcpu@0tcpuarm,cortex-a53arm,armv8€„•›l2-cachecache£•›timerarm,armv8-timer0¯ÿÿÿÿsoc;Jºÿÿÿÿ simple-businterrupt-controller@f9000000qcom,msm-qgic2ÁÖ€ùù •›timer@f9020000;Jºarm,armv7-timer-mem€ùframe@f9021000ç¯ €ùù frame@f9023000ç ¯ €ù0 ôdisabledframe@f9024000ç ¯ €ù@ ôdisabledframe@f9025000ç ¯ €ùP ôdisabledframe@f9026000ç ¯ €ù` ôdisabledframe@f9027000ç ¯€ùp ôdisabledframe@f9028000ç ¯€ù€ ôdisabledrestart@fc4ab000 qcom,pshold€üJ°pinctrl@fd510000qcom,msm8994-pinctrl€ýQ@ ¯Ðû ÁÖblsp1_uart2_default•›pinmux blsp_uart2  gpio4gpio5pinconf  gpio4gpio5%4blsp1_uart2_sleep•›pinmuxgpio  gpio4gpio5pinconf  gpio4gpio5%Aserial@f991e000%qcom,msm-uartdm-v1.4qcom,msm-uartdm€ù‘à ¯lôokay Pcoreiface\H:cdefaultsleepq{syscon@fd484000syscon€ýH@ •›clock-controller@fc400000qcom,gcc-msm8994…’Ÿ€ü@ •›memorytmemory€xo_board fixed-clock…³$øsleep_clk fixed-clock…³€reserved-memory;Jºsmem_region@6a00000€  Õ›hwlockqcom,tcsr-mutex ʀѕ › qcom,smem@6a00000 qcom,smemßí aliasesõ/soc/serial@f991e000 modelcompatibleqcom,msm-idqcom,pmic-idinterrupt-parent#address-cells#size-cellsqcom,board-idstdout-pathcpudevice_typeregnext-level-cachelinux,phandlecache-levelinterruptsrangesinterrupt-controller#interrupt-cellsframe-numberstatusgpio-controller#gpio-cellsfunctionpinsdrive-strengthbias-disablebias-pull-downclock-namesclockspinctrl-namespinctrl-0pinctrl-1#clock-cells#reset-cells#power-domain-cellsclock-frequencyno-mapsyscon#hwlock-cellsmemory-regionhwlocksserial0