784(4xapm,merlinapm,xgene-shadowcat +7APM X-Gene Merlin boardcpus+cpu@000=cpuapm,stregaarm,armv8I Mspin-table[lcpu@001=cpuapm,stregaarm,armv8I Mspin-table[lcpu@100=cpuapm,stregaarm,armv8I Mspin-table[lcpu@101=cpuapm,stregaarm,armv8I Mspin-table[lcpu@200=cpuapm,stregaarm,armv8I Mspin-table[lcpu@201=cpuapm,stregaarm,armv8I Mspin-table[lcpu@300=cpuapm,stregaarm,armv8I Mspin-table[lcpu@301=cpuapm,stregaarm,armv8I Mspin-table[ll2-cache-0cache}l2-cache-1cache}l2-cache-2cache}l2-cache-3cache}interrupt-controller@78090000arm,cortex-a15-gic+  y@Ix x x x}v2m@0x00000arm,gic-v2m-frameI}v2m@0x10000arm,gic-v2m-frameIv2m@0x20000arm,gic-v2m-frameIv2m@0x30000arm,gic-v2m-frameIv2m@0x40000arm,gic-v2m-frameIv2m@0x50000arm,gic-v2m-frameIv2m@0x60000arm,gic-v2m-frameIv2m@0x70000arm,gic-v2m-frameIv2m@0x80000arm,gic-v2m-frameIv2m@0x90000arm,gic-v2m-frameI v2m@0xA0000arm,gic-v2m-frameI v2m@0xB0000arm,gic-v2m-frameI v2m@0xC0000arm,gic-v2m-frameI v2m@0xD0000arm,gic-v2m-frameI v2m@0xE0000arm,gic-v2m-frameIv2m@0xF0000arm,gic-v2m-frameIpmuarm,armv8-pmuv3  timerarm,armv8-timer0 soc simple-bus+clocks+refclk fixed-clockrefclk}socpll@17000120apm,xgene-socpll-v2-clockI socpll}socplldiv2fixed-factor-clock  socplldiv2}ahbclk@17000000apm,xgene-device-clockI div-reg(d7Eahbclk}  sbapbclk@1704c000apm,xgene-device-clock I div-reg(7E sbapbclk}  sdioclk@1f2ac000apm,xgene-device-clock I* csr-regdiv-regS^gu(x7Esdioclk}pcie0clk@1f2bc000apm,xgene-device-clockI+csr-reg pcie0clk}pcie1clk@1f2cc000apm,xgene-device-clockI,csr-reg pcie1clk}xge0clk@1f61c000apm,xgene-device-clockIacsr-regu^xge0clk}xge1clk@1f62c000apm,xgene-device-clockIbcsr-regu^xge1clk}rngpkaclk@17000000apm,xgene-device-clockI csr-regS ^gu rngpkaclk}i2c4clk@1704c000apm,xgene-device-clock Icsr-regS^@gu@i2c4clk}system-clk-controller@17000000apm,xgene-scusysconI}  reboot@17000014syscon-reboot 0bcsw@7e200000apm,xgene-cswsysconI~ }  mcba@7e700000apm,xgene-mcbsysconI~p}  mcbb@7e720000apm,xgene-mcbsysconI~r}efuse@1054a000apm,xgene-efusesysconIT }edac@78800000apm,xgene-edac+  Ix$ !'edacmc@7e800000apm,xgene-edac-mcI~edacmc@7e840000apm,xgene-edac-mcI~edacmc@7e880000apm,xgene-edac-mcI~edacmc@7e8c0000apm,xgene-edac-mcI~edacpmd@7c000000apm,xgene-edac-pmdI| edacpmd@7c200000apm,xgene-edac-pmdI| edacpmd@7c400000apm,xgene-edac-pmdI|@ edacpmd@7c600000apm,xgene-edac-pmdI|` edacl3@7e600000apm,xgene-edac-l3-v2I~`edacsoc@7e930000apm,xgene-edac-socI~mailbox@10540000apm,xgene-slimpro-mboxIT`}i2cslimproapm,xgene-slimpro-i2cserial@10600000=serialns16550I`  Lokdwusb@19000000 disabled snps,dwc3I ] hostpcie@1f2b0000 disabled=pciapm,xgene-pcieapm,xgene2-pcie+ I+csrcfgT C 8BB0>pcie@1f2c0000 disabled=pciapm,xgene-pcieapm,xgene2-pcie+ I,csrcfgT C8BB0>sata@1a000000apm,xgene-ahci-v2@I    Zoksata@1a200000apm,xgene-ahci-v2@I !!! [oksata@1a400000apm,xgene-ahci-v2@I@""" \okmmc@1c000000arasan,sdhci-4.9aI IIRclk_xinclk_ahb okgpio@1f63c000apm,xgene-gpioIc@^ngpio@1c024000snps,dw-apb-gpioI@z+gpio-controller@0snps,dw-apb-gpio-port^ Igpio@17001000apm,xgene-gpio-sbIn^`()*+,-./ }ethernet@1f610000apm,xgene2-sgenetok0Ia` `assgmiiethernet@1f620000apm,xgene2-xgenetok0Ib` "`lmnopqrs sxgmiirng@10520000apm,xgene-rngIR Ai2c@10511000+snps,designware-i2cIQ E i2c@10640000+snps,designware-i2cId :rtc@68dallas,ds1337Ihokchosenmemory=memoryIgpio-keys gpio-keysbutton@1POWERt  poweroff_mbox@10548000sysconIT0}poweroff@10548010syscon-poweroff0b compatibleinterrupt-parent#address-cells#size-cellsmodeldevice_typeregenable-methodcpu-release-addrnext-level-cachelinux,phandle#interrupt-cellsinterrupt-controllerinterruptsrangesmsi-controllerclock-frequency#clock-cellsclock-output-namesclocksclock-multclock-divreg-namesdivider-offsetdivider-widthdivider-shiftcsr-offsetcsr-maskenable-offsetenable-maskregmapregmap-cswregmap-mcbaregmap-mcbbregmap-efusememory-controllerpmd-controller#mbox-cellsmboxesreg-shiftstatusdma-coherentdr_modedma-rangesinterrupt-map-maskinterrupt-mapmsi-parentno-1-8-vclock-namesgpio-controller#gpio-cellsreg-io-widthsnps,nr-gpiosapm,nr-gpiosapm,nr-irqsapm,irq-startlocal-mac-addressphy-connection-typechannelport-idbus_numlabellinux,codelinux,input-type