aH(uFoundation-v8A$arm,foundation-aarch64arm,vexpress"1chosenaliases,=/smb@08000000/iofpga@3,00000000/uart@090000,E/smb@08000000/iofpga@3,00000000/uart@0a0000,M/smb@08000000/iofpga@3,00000000/uart@0b0000,U/smb@08000000/iofpga@3,00000000/uart@0c0000cpus"1cpu@0]cpu arm,armv8i mspin-table{cpu@1]cpu arm,armv8i mspin-table{cpu@2]cpu arm,armv8i mspin-table{cpu@3]cpu arm,armv8i mspin-table{l2-cache0cachememory@80000000]memory itimerarm,armv8-timer0   pmuarm,armv8-pmuv30<=>?watchdog@2a440000arm,sbsa-gwdt i*D*E smb@08000000arm,vexpress,v2m-p1simple-busrs1"1x  ?             !!""##$$%%&&''(())**ethernet@2,02000000smsc,lan91c111 iclk24mhz fixed-clockn6 +v2m:clk24mhzrefclk1mhz fixed-clockB@+v2m:refclk1mhzrefclk32khz fixed-clock+v2m:refclk32khziofpga@3,00000000 simple-bus"1 sysreg@010000arm,vexpress-sysregiuart@090000arm,pl011arm,primecelli >Euartclkapb_pclkuart@0a0000arm,pl011arm,primecelli >Euartclkapb_pclkuart@0b0000arm,pl011arm,primecelli >Euartclkapb_pclkuart@0c0000arm,pl011arm,primecelli >Euartclkapb_pclkvirtio_block@0130000 virtio,mmioi*interrupt-controller@2f000000 arm,gic-v3"1QPi// , , ,   its@2f020000arm,gic-v3-itsfi/ modelcompatibleinterrupt-parent#address-cells#size-cellsserial0serial1serial2serial3device_typeregenable-methodcpu-release-addrnext-level-cachelinux,phandleinterruptsclock-frequencytimeout-secarm,v2m-memory-mapranges#interrupt-cellsinterrupt-map-maskinterrupt-map#clock-cellsclock-output-namesclocksclock-namesinterrupt-controllermsi-controller