Ð þí_38Y¨(‹Yp ARM Juno development board (r1)"arm,juno-r1arm,junoarm,vexpress-<refclk7273800hzfixed-clockHUnýH ejuno:uartclkx1~1clk48mhzfixed-clockHUÜl eclk48mhzx5~5clk50mhzfixed-clockHUúð€esmc_clkx~refclk100mhzfixed-clockHUõá eapb_pclkx~refclk400mhzfixed-clockHU×„ efaxi_clkx+~+timer@2a810000arm,armv7-timer-mem†*Uúð€-<Šokayframe@2a830000‘ž<†*ƒmhu@2b1f0000arm,mhuarm,primecell†+ž$#©mhu_lpri_rxmhu_hpri_rx¹Å Ìapb_pclkx'~'iommu@2b500000arm,mmu-401arm,smmu-v1†+Pž((Øåø Šdisabledx&~&iommu@2b600000arm,mmu-401arm,smmu-v1†+`ž**Øåø Šdisabledx~interrupt-controller@2c010000arm,gic-400arm,cortex-a15-gic@†,,ð ,ð ,ð -<$ž ?,x~v2m@0arm,gic-v2m-frame9†x%~%timerarm,armv8-timer0ž ??? ?etf@20010000 arm,coresight-tmcarm,primecell† Å Ìapb_pclkports-<port@0†endpointHSx~port@1†endpointSxA~Atpiu@20030000!arm,coresight-tpiuarm,primecell† Å Ìapb_pclkportendpointHSx"~"funnel@20040000#arm,coresight-funnelarm,primecell† Å Ìapb_pclkports-<port@0†endpointSx~port@1†endpointHS x~port@2†endpointHS x~etr@20070000 arm,coresight-tmcarm,primecell† cÅ Ìapb_pclkportendpointHSx#~#stm@20100000 arm,coresight-stmarm,primecell † (jstm-basestm-stimulus-baseÅ Ìapb_pclkportendpointS etm@22040000"arm,coresight-etm4xarm,primecell†"Å Ìapb_pclktportendpointSx~funnel@220c0000#arm,coresight-funnelarm,primecell†"Å Ìapb_pclkports-<port@0†endpointSx ~ port@1†endpointHSx~port@2†endpointHSx~etm@22140000"arm,coresight-etm4xarm,primecell†"Å Ìapb_pclktportendpointSx~etm@23040000"arm,coresight-etm4xarm,primecell†#Å Ìapb_pclktportendpointSx~funnel@230c0000#arm,coresight-funnelarm,primecell†#Å Ìapb_pclkports-<port@0†endpointSx ~ port@1†endpointHSx~port@2†endpointHSx~port@3†endpointHSx~port@4†endpointHSx!~!etm@23140000"arm,coresight-etm4xarm,primecell†#Å Ìapb_pclktportendpointSx~etm@23240000"arm,coresight-etm4xarm,primecell†#$Å Ìapb_pclktportendpointSx~etm@23340000"arm,coresight-etm4xarm,primecell†#4Å Ìapb_pclkt portendpointS!x~replicator@20120000*qcom,coresight-replicator1xarm,primecell† Å Ìapb_pclkports-<port@0†endpointS"x~port@1†endpointS#x~port@2†endpointHS$x@~@sram@2e000000arm,juno-sram-nsmmio-sram†.€-<.€scp-shmem@0arm,juno-scp-shmem†scp-shmem@200arm,juno-scp-shmem†x(~(pcie@40000000<arm,juno-r1-pcieplda,xpressrich3-axipci-host-ecam-genericxpci†@„ÿŽ-<øT_€€PPB@@Ÿ ²ˆ‰Š‹À%ŠokayËÚ&scpi arm,scpiä'ë(clocksarm,scpi-clocksscpi-dvfsarm,scpi-dvfs-clocksHñeatlclkaplclkgpuclkxD~Dscpi-clkarm,scpi-variable-clocksHñepxlclkx-~-scpi-power-domainsarm,scpi-power-domainsÿx~sensorsarm,scpi-sensorsx)~)thermal-zonespmic5èCdY)soc5èCdY)big_cluster5èCdY)Šokaylittle_cluster5èCdY)Šokaygpu05èCdY)Šokaygpu15èCdY)Šokayiommu@7fb00000arm,mmu-401arm,smmu-v1†°ž__Øåø Šdisabledx*~*iommu@7fb10000arm,mmu-401arm,smmu-v1†±žccØå Šdisabledx,~,iommu@7fb20000arm,mmu-401arm,smmu-v1†²žaaØå Šdisabledx/~/iommu@7fb30000arm,mmu-401arm,smmu-v1†³žeeØåø Šdisabledx4~4dma@7ff00000arm,pl330arm,primecell†ðit‚ lžXYZ[\lmnoHc*********Å+ Ìapb_pclkhdlcd@7ff50000 arm,hdlcd†õž]c,Å-Ìpxlclkporthdlcd1-endpointS.x3~3hdlcd@7ff60000 arm,hdlcd†öžUc/Å-Ìpxlclkporthdlcd0-endpointS0x2~2uart@7ff80000arm,pl011arm,primecell†øžSÅ1Ìuartclkapb_pclki2c@7ffa0000snps,designware-i2c†ú-<žhU€ôÅhdmi-transmitter@70nxp,tda998x†pporttda998x-0-endpointS2x0~0hdmi-transmitter@71nxp,tda998x†qporttda998x-1-endpointS3x.~.ohci@7ffb0000 generic-ohci†ûžtc4Å5ehci@7ffc0000 generic-ehci†üžuc4Å5memory-controller@7ffd0000arm,pl354arm,primecell†ýžVWÅ Ìapb_pclkmemory@80000000xmemory †€€€smb@8000000simple-bus-<xŸÔ²DEF ¡¢£¤¥ ¦ §¨©clk24mhzfixed-clockHUn6ejuno_mb:clk24mhzx;~;clk25mhzfixed-clockHU}x@ejuno_mb:clk25mhzx7~7refclk1mhzfixed-clockHUB@ejuno_mb:refclk1mhzx:~:refclk32khzfixed-clockHU€ejuno_mb:refclk32khzx9~9motherboardarm,vexpress,v2p-p1simple-bus-< V2M-Juno¥R¿rs1mcc-sb-3v3regulator-fixedÒMCC_SB_3V3á2Z ù2Z x8~8gpio_keys gpio-keys-<power-button%27EtPPOWERV6home-button%27EfPHOMEV6rlock-button%27E˜PRLOCKV6vol-up-button%27EsPVOL+V6vol-down-button%27ErPVOL-V6nmi-button%27EcPNMIV6flash@0,00000000arm,vexpress-flashcfi-flash\afs†m Šdisabledethernet@2,00000000smsc,lan9118smsc,lan9115†žxmiiŽ£Å7¶8Ä8iofpga@3,00000000simple-bus-< sysctl@20000arm,sp810arm,primecell†Å9:;Ìrefclktimclkapb_pclkH0etimerclken0timerclken1timerclken2timerclken3 Ô<<<<ä::::x<~<apbregs@10000sysconsimple-mfd†led0register-bit-ledûPvexpress:0 heartbeatonled1register-bit-ledûPvexpress:1mmc0offled2register-bit-ledûPvexpress:2cpu0offled3register-bit-ledûPvexpress:3cpu1offled4register-bit-ledûPvexpress:4cpu2offled5register-bit-ledû Pvexpress:5cpu3offled6register-bit-ledû@Pvexpress:6offled7register-bit-ledû€Pvexpress:7offmmci@50000arm,pl180arm,primecell†ž&·48Å;Ìmclkapb_pclkkmi@60000arm,pl050arm,primecell†žÅ;ÌKMIREFCLKapb_pclkkmi@70000arm,pl050arm,primecell†žÅ;ÌKMIREFCLKapb_pclkwdt@f0000arm,sp805arm,primecell†žÅ;Ìwdogclkapb_pclktimer@110000arm,sp804arm,primecell†ž Å<<;Ìtimclken1timclken2apb_pclktimer@120000arm,sp804arm,primecell†ž Å<<;Ìtimclken1timclken2apb_pclkrtc@170000arm,pl031arm,primecell†žÅ Ìapb_pclkgpio@1d0000arm,pl061arm,primecell†žÅ Ìapb_pclk@P$x6~6tlx@60000000simple-bus-<`Ÿ ²¨funnel@20130000#arm,coresight-funnelarm,primecell† Å Ìapb_pclkports-<port@0†endpointS=x>~>port@1†endpointHx ~ etf@20140000 arm,coresight-tmcarm,primecell† Å Ìapb_pclkports-<port@0†endpointHS>x=~=port@1†endpointS?xB~Bfunnel@20150000#arm,coresight-funnelarm,primecell† Å Ìapb_pclkports-<port@0†endpointS@x$~$port@1†endpointHSAx~port@2†endpointHSBx?~?aliases\/uart@7ff80000chosendserial0:115200n8psci arm,psci-0.2psmccpus-<cpu-mapcluster0core0tcore1tcluster1core0tcore1tcore2tcore3t idle-states warm,pscicpu-sleep-0arm,idle-state„›¬,½°ÍÐxE~Ecluster-sleep-0arm,idle-state„›¬½°Í ÄxF~Fcpu@0arm,cortex-a57arm,armv8†xcpuÞpsciìÀù@€%@7DCÅDUEFex~cpu@1arm,cortex-a57arm,armv8†xcpuÞpsciìÀù@€%@7DCÅDUEFex~cpu@100arm,cortex-a53arm,armv8†xcpuÞpsciì€ù@€%@7€DGÅDUEFeBx~cpu@101arm,cortex-a53arm,armv8†xcpuÞpsciì€ù@€%@7€DGÅDUEFeBx~cpu@102arm,cortex-a53arm,armv8†xcpuÞpsciì€ù@€%@7€DGÅDUEFeBx~cpu@103arm,cortex-a53arm,armv8†xcpuÞpsciì€ù@€%@7€DGÅDUEFeBx ~ l2-cache0cacheî û@ xC~Cl2-cache1cacheîû@ xG~Gpmu_a57arm,cortex-a57-pmužxpmu_a53arm,cortex-a53-pmu0žx dma-rangesmodelcompatibleinterrupt-parent#address-cells#size-cells#clock-cellsclock-frequencyclock-output-nameslinux,phandleregstatusframe-numberinterruptsinterrupt-names#mbox-cellsclocksclock-names#iommu-cells#global-interruptsdma-coherentpower-domains#interrupt-cellsinterrupt-controllermsi-controllerslave-moderemote-endpointiommusreg-namescpudevice_typebus-rangelinux,pci-domaininterrupt-map-maskinterrupt-mapmsi-parentiommu-map-maskiommu-mapmboxesshmemclock-indicesnum-domains#power-domain-cells#thermal-sensor-cellspolling-delaypolling-delay-passivethermal-sensors#dma-cells#dma-channels#dma-requestsi2c-sda-hold-time-nsarm,hbiarm,vexpress,sitearm,v2m-memory-mapregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-ondebounce_intervalwakeup-sourcelinux,codelabelgpioslinux,part-probebank-widthphy-modereg-io-widthsmsc,irq-active-highsmsc,irq-push-pullvdd33a-supplyvddvario-supplyassigned-clocksassigned-clock-parentsoffsetlinux,default-triggerdefault-statemax-frequencyvmmc-supplygpio-controller#gpio-cellsserial0stdout-pathmethodentry-methodarm,psci-suspend-paramlocal-timer-stopentry-latency-usexit-latency-usmin-residency-usenable-methodi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cachecpu-idle-statescapacity-dmips-mhzinterrupt-affinity