Ð þíw 8t(õsÜhisilicon,hip07-d05 +&7Hisilicon Hip07 D05 Development Boardpsci arm,psci-0.2=smccpus+cpu-mapcluster0core0Dcore1Dcore2Dcore3Dcluster1core0Dcore1Dcore2Dcore3D cluster2core0D core1D core2D core3D cluster3core0Dcore1Dcore2Dcore3Dcluster4core0Dcore1Dcore2Dcore3Dcluster5core0Dcore1Dcore2Dcore3Dcluster6core0Dcore1Dcore2Dcore3Dcluster7core0Dcore1Dcore2D core3D!cluster8core0D"core1D#core2D$core3D%cluster9core0D&core1D'core2D(core3D)cluster10core0D*core1D+core2D,core3D-cluster11core0D.core1D/core2D0core3D1cluster12core0D2core1D3core2D4core3D5cluster13core0D6core1D7core2D8core3D9cluster14core0D:core1D;core2D<core3D=cluster15core0D>core1D?core2D@core3DAcpu@10000Hcpuarm,cortex-a72arm,armv8TXpscifBw„Šcpu@10001Hcpuarm,cortex-a72arm,armv8TXpscifBw„Šcpu@10002Hcpuarm,cortex-a72arm,armv8TXpscifBw„Šcpu@10003Hcpuarm,cortex-a72arm,armv8TXpscifBw„Šcpu@10100Hcpuarm,cortex-a72arm,armv8TXpscifCw„Šcpu@10101Hcpuarm,cortex-a72arm,armv8TXpscifCw„Šcpu@10102Hcpuarm,cortex-a72arm,armv8TXpscifCw„Šcpu@10103Hcpuarm,cortex-a72arm,armv8TXpscifCw„ Š cpu@10200Hcpuarm,cortex-a72arm,armv8TXpscifDw„ Š cpu@10201Hcpuarm,cortex-a72arm,armv8TXpscifDw„ Š cpu@10202Hcpuarm,cortex-a72arm,armv8TXpscifDw„ Š cpu@10203Hcpuarm,cortex-a72arm,armv8TXpscifDw„ Š cpu@10300Hcpuarm,cortex-a72arm,armv8TXpscifEw„Šcpu@10301Hcpuarm,cortex-a72arm,armv8TXpscifEw„Šcpu@10302Hcpuarm,cortex-a72arm,armv8TXpscifEw„Šcpu@10303Hcpuarm,cortex-a72arm,armv8TXpscifEw„Šcpu@30000Hcpuarm,cortex-a72arm,armv8TXpscifFw„Šcpu@30001Hcpuarm,cortex-a72arm,armv8TXpscifFw„Šcpu@30002Hcpuarm,cortex-a72arm,armv8TXpscifFw„Šcpu@30003Hcpuarm,cortex-a72arm,armv8TXpscifFw„Šcpu@30100Hcpuarm,cortex-a72arm,armv8TXpscifGw„Šcpu@30101Hcpuarm,cortex-a72arm,armv8TXpscifGw„Šcpu@30102Hcpuarm,cortex-a72arm,armv8TXpscifGw„Šcpu@30103Hcpuarm,cortex-a72arm,armv8TXpscifGw„Šcpu@30200Hcpuarm,cortex-a72arm,armv8TXpscifHw„Šcpu@30201Hcpuarm,cortex-a72arm,armv8TXpscifHw„Šcpu@30202Hcpuarm,cortex-a72arm,armv8TXpscifHw„Šcpu@30203Hcpuarm,cortex-a72arm,armv8TXpscifHw„Šcpu@30300Hcpuarm,cortex-a72arm,armv8TXpscifIw„Šcpu@30301Hcpuarm,cortex-a72arm,armv8TXpscifIw„Šcpu@30302Hcpuarm,cortex-a72arm,armv8TXpscifIw„ Š cpu@30303Hcpuarm,cortex-a72arm,armv8TXpscifIw„!Š!cpu@50000Hcpuarm,cortex-a72arm,armv8TXpscifJw„"Š"cpu@50001Hcpuarm,cortex-a72arm,armv8TXpscifJw„#Š#cpu@50002Hcpuarm,cortex-a72arm,armv8TXpscifJw„$Š$cpu@50003Hcpuarm,cortex-a72arm,armv8TXpscifJw„%Š%cpu@50100Hcpuarm,cortex-a72arm,armv8TXpscifKw„&Š&cpu@50101Hcpuarm,cortex-a72arm,armv8TXpscifKw„'Š'cpu@50102Hcpuarm,cortex-a72arm,armv8TXpscifKw„(Š(cpu@50103Hcpuarm,cortex-a72arm,armv8TXpscifKw„)Š)cpu@50200Hcpuarm,cortex-a72arm,armv8TXpscifLw„*Š*cpu@50201Hcpuarm,cortex-a72arm,armv8TXpscifLw„+Š+cpu@50202Hcpuarm,cortex-a72arm,armv8TXpscifLw„,Š,cpu@50203Hcpuarm,cortex-a72arm,armv8TXpscifLw„-Š-cpu@50300Hcpuarm,cortex-a72arm,armv8TXpscifMw„.Š.cpu@50301Hcpuarm,cortex-a72arm,armv8TXpscifMw„/Š/cpu@50302Hcpuarm,cortex-a72arm,armv8TXpscifMw„0Š0cpu@50303Hcpuarm,cortex-a72arm,armv8TXpscifMw„1Š1cpu@70000Hcpuarm,cortex-a72arm,armv8TXpscifNw„2Š2cpu@70001Hcpuarm,cortex-a72arm,armv8TXpscifNw„3Š3cpu@70002Hcpuarm,cortex-a72arm,armv8TXpscifNw„4Š4cpu@70003Hcpuarm,cortex-a72arm,armv8TXpscifNw„5Š5cpu@70100Hcpuarm,cortex-a72arm,armv8TXpscifOw„6Š6cpu@70101Hcpuarm,cortex-a72arm,armv8TXpscifOw„7Š7cpu@70102Hcpuarm,cortex-a72arm,armv8TXpscifOw„8Š8cpu@70103Hcpuarm,cortex-a72arm,armv8TXpscifOw„9Š9cpu@70200Hcpuarm,cortex-a72arm,armv8TXpscifPw„:Š:cpu@70201Hcpuarm,cortex-a72arm,armv8TXpscifPw„;Š;cpu@70202Hcpuarm,cortex-a72arm,armv8TXpscifPw„<Š<cpu@70203Hcpuarm,cortex-a72arm,armv8TXpscifPw„=Š=cpu@70300Hcpuarm,cortex-a72arm,armv8TXpscifQw„>Š>cpu@70301Hcpuarm,cortex-a72arm,armv8TXpscifQw„?Š?cpu@70302Hcpuarm,cortex-a72arm,armv8TXpscifQw„@Š@cpu@70303Hcpuarm,cortex-a72arm,armv8TXpscifQw„AŠAl2-cache0cache„BŠBl2-cache1cache„CŠCl2-cache2cache„DŠDl2-cache3cache„EŠEl2-cache4cache„FŠFl2-cache5cache„GŠGl2-cache6cache„HŠHl2-cache7cache„IŠIl2-cache8cache„JŠJl2-cache9cache„KŠKl2-cache10cache„LŠLl2-cache11cache„MŠMl2-cache12cache„NŠNl2-cache13cache„OŠOl2-cache14cache„PŠPl2-cache15cache„QŠQinterrupt-controller@4d000000 arm,gic-v3’+£ª¿Ö€TMM@m@M@m@þþþ ë „Šinterrupt-controller@4c000000arm,gic-v3-itsöTLinterrupt-controller@6c000000arm,gic-v3-itsöTl„RŠRinterrupt-controller@c6000000arm,gic-v3-itsöTÆ„SŠSinterrupt-controller@8,c6000000arm,gic-v3-itsöTÆinterrupt-controller@400,4c000000arm,gic-v3-itsöTLinterrupt-controller@400,6c000000arm,gic-v3-itsöTlinterrupt-controller@400,c6000000arm,gic-v3-itsöTÆinterrupt-controller@408,c6000000arm,gic-v3-itsöTÆtimerarm,armv8-timer0ë   pmuarm,cortex-a72-pmu ëinterrupt-controller@60080000hisilicon,mbigen-v2T`uart_intcR Ǫ’„TŠTinterrupt-controller@a0080000hisilicon,mbigen-v2T intc_pcie2_aS‡ª’ intc_sas1Sª’€„dŠdintc_sas2S@ª’€„eŠeintc_smmu_pcieS ª’intc_usbS€ª’„UŠUinterrupt-controller@c0080000hisilicon,mbigen-v2TÀintc_dsaf0Sª’™„WŠWintc-roceS ª’"„aŠaintc-sas0S ª’€„bŠbintc_smmu_dsaS ª’soc simple-bus+£uart@602b0000arm,sbsa-uartT`+ Të'$Â2?okohci@a7030000 generic-ohciT§ Uë€F?okehci@a7020000 generic-ehciT§ UëF?oksub_ctrl_c@60000000hisilicon,peri-subctrlsysconT`„VŠVdsa_subctrl@c0000000hisilicon,dsa-subctrlsysconTÀ„XŠXpcie_subctl@a0000000"hisilicon,pcie-sas-subctrlsysconT „cŠcsds_ctrl@c2200000sysconT „YŠYmdio@603c0000hisilicon,hns-mdioT`<SV8 8SZ+ethernet-phy@0ethernet-phy-ieee802.3-c22T„ZŠZethernet-phy@1ethernet-phy-ieee802.3-c22T„[Š[dsa@c7000000+hisilicon,hns-dsaf-v2 a6port-16rss TʼnÇ`fppe-basedsaf-base WpX Èë@ABCDEFGHIJKLMNOPQRSTUVWXÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖ×ØÙÚÛÜÝÞßàáâãäåæçèéêëìíîïðñòóôõö÷øùúûüýþÿ      !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~€‚ƒ„…†‡ˆ‰Š‹ŒŽ‘’“”•–—˜™š›œžŸ ¡¢£¤¥¦§¨©ª«¬­®¯°±²³´µ¶·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖ×ØÙÚÛÜÝÞßàáâãäåæçèéêëìíîïðñòóôõö÷øùúûüýþÿ      !"#$%&'()*+,-./0123456789:;<=>?’›F„\Š\port@0T¤Y²ÂÓÿðßfiberport@1T¤Y²ÂÓÿðßfiberport@4TêZ¤Y²ÂÓÿðßcopperport@5Tê[¤Y²ÂÓÿðßcopperethernet@4hisilicon,hns-nic-v2õ\ÿ?okF„_Š_ethernet@5hisilicon,hns-nic-v2õ\ÿ?okF„`Š`ethernet@0hisilicon,hns-nic-v2õ\ÿ?okF„]Š]ethernet@1hisilicon,hns-nic-v2õ\ÿ?okF„^Š^infiniband@c4000000hisilicon,hns-roce-v1TÄF ]^_`+\7šÍ+ aëÒÓÔÕÖ×ØÙÚÛÜÝÞßàáâãäåæçèéêëìíîïðñò5Ahns-roce-comp-0hns-roce-comp-1hns-roce-comp-2hns-roce-comp-3hns-roce-comp-4hns-roce-comp-5hns-roce-comp-6hns-roce-comp-7hns-roce-comp-8hns-roce-comp-9hns-roce-comp-10hns-roce-comp-11hns-roce-comp-12hns-roce-comp-13hns-roce-comp-14hns-roce-comp-15hns-roce-comp-16hns-roce-comp-17hns-roce-comp-18hns-roce-comp-19hns-roce-comp-20hns-roce-comp-21hns-roce-comp-22hns-roce-comp-23hns-roce-comp-24hns-roce-comp-25hns-roce-comp-26hns-roce-comp-27hns-roce-comp-28hns-roce-comp-29hns-roce-comp-30hns-roce-comp-31hns-roce-asynchns-roce-commonsas@c3000000hisilicon,hip07-sas-v2TÃQPˆ ZXo `~Z0‘8¤°F bë@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~€‚ƒ„…†‡ˆ‰Š‹ŒŽ‘’“”•–—˜™š›œžŸYZ[\]^_`abcdefghijklmnopqrstuvwx ?disabledsas@a2000000hisilicon,hip07-sas-v2T¢QPˆ Zcºo ~Z ‘¤°F dë@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~€‚ƒ„…†‡ˆ‰Š‹ŒŽ‘’“”•–—˜™š›œžŸ@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_?oksas@a3000000hisilicon,hip07-sas-v2T£QPˆ Zco à~Zp‘¨¤° F eëÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖ×ØÙÚÛÜÝÞßàáâãäåæçèéêëìíîïðñòóôõö÷øùúûüýþÿ     `abcdefghijklmnopqrstuvwxyz{|}~ ?disabledmemory@0HmemoryT@wdistance-mapnuma-distance-map-v1ÀÑ    aliasesá/soc/uart@602b0000chosenéserial0:115200n8 compatibleinterrupt-parent#address-cells#size-cellsmodelmethodcpudevice_typeregenable-methodnext-level-cachenuma-node-idlinux,phandle#interrupt-cellsrangesinterrupt-controller#redistributor-regionsredistributor-strideinterruptsmsi-controller#msi-cellsmsi-parentnum-pinscurrent-speedreg-io-widthstatusdma-coherentsubctrl-vbasemodereg-namessubctrl-sysconreset-field-offsetdesc-numbuf-sizeserdes-sysconport-rst-offsetport-mode-offsetmc-mac-maskmedia-typephy-handleae-handleport-idx-in-aelocal-mac-addresseth-handledsaf-handlenode-guidinterrupt-namessas-addrhisilicon,sas-sysconctrl-reset-regctrl-reset-sts-regctrl-clock-ena-regqueue-countphy-counthip06-sas-v2-quirk-amtdistance-matrixserial0stdout-path