Ð þí;8 p(Ë 8 LG Nexus 5Xlg,bullheadqcom,msm8992ûü.=I dW  chosendserial0:115200n8cpus.=cpu-mapcluster0core0pcpu@0tcpuarm,cortex-a53arm,armv8€„•›l2-cachecache£•›timerarm,armv8-timer0¯xo_board fixed-clockºÇ$øsleep_clk fixed-clockºÇ€soc.=×ÿÿÿÿ simple-businterrupt-controller@f9000000qcom,msm-qgic2Þó€ùù •›timer@f9020000.=×arm,armv7-timer-mem€ùframe@f9021000¯ €ùù frame@f9023000 ¯ €ù0 disabledframe@f9024000 ¯ €ù@ disabledframe@f9025000 ¯ €ùP disabledframe@f9026000 ¯ €ù` disabledframe@f9027000 ¯€ùp disabledframe@f9028000 ¯€ù€ disabledrestart@fc4ab000 qcom,pshold€üJ°pinctrl@fd510000qcom,msm8994-pinctrl€ýQ@ ¯Ð(Þóblsp1_uart2_default•›pinmux 4blsp_uart2 =gpio4gpio5pinconf =gpio4gpio5BQblsp1_uart2_sleep•›pinmux4gpio =gpio4gpio5pinconf =gpio4gpio5B^serial@f991e000%qcom,msm-uartdm-v1.4qcom,msm-uartdm€ù‘à ¯lokay mcoreifaceyH:€defaultsleepŽ˜clock-controller@fc400000qcom,gcc-msm8994º¢¯€ü@ •›memorytmemory€aliasesÃ/soc/serial@f991e000 modelcompatibleqcom,msm-idinterrupt-parent#address-cells#size-cellsqcom,board-idqcom,pmic-idstdout-pathcpudevice_typeregnext-level-cachelinux,phandlecache-levelinterrupts#clock-cellsclock-frequencyrangesinterrupt-controller#interrupt-cellsframe-numberstatusgpio-controller#gpio-cellsfunctionpinsdrive-strengthbias-disablebias-pull-downclock-namesclockspinctrl-namespinctrl-0pinctrl-1#reset-cells#power-domain-cellsserial0