Ð þí„·8~T(c~&aristainetos2 i.MX6 Dual Lite Board 7 !fsl,imx6dlchosenaliases),/soc/aips-bus@02100000/ethernet@02188000(6/soc/aips-bus@02000000/flexcan@02090000(;/soc/aips-bus@02000000/flexcan@02094000%@/soc/aips-bus@02000000/gpio@0209c000%F/soc/aips-bus@02000000/gpio@020a0000%L/soc/aips-bus@02000000/gpio@020a4000%R/soc/aips-bus@02000000/gpio@020a8000%X/soc/aips-bus@02000000/gpio@020ac000%^/soc/aips-bus@02000000/gpio@020b0000%d/soc/aips-bus@02000000/gpio@020b4000$j/soc/aips-bus@02100000/i2c@021a0000$o/soc/aips-bus@02100000/i2c@021a4000$t/soc/aips-bus@02100000/i2c@021a8000&y/soc/aips-bus@02100000/usdhc@02190000&~/soc/aips-bus@02100000/usdhc@02194000&ƒ/soc/aips-bus@02100000/usdhc@02198000&ˆ/soc/aips-bus@02100000/usdhc@0219c0009/soc/aips-bus@02000000/spba-bus@02000000/serial@02020000'•/soc/aips-bus@02100000/serial@021e8000'/soc/aips-bus@02100000/serial@021ec000'¥/soc/aips-bus@02100000/serial@021f0000'­/soc/aips-bus@02100000/serial@021f40008µ/soc/aips-bus@02000000/spba-bus@02000000/ecspi@020080008º/soc/aips-bus@02000000/spba-bus@02000000/ecspi@0200c0008¿/soc/aips-bus@02000000/spba-bus@02000000/ecspi@020100008Ä/soc/aips-bus@02000000/spba-bus@02000000/ecspi@02014000'É/soc/aips-bus@02000000/usbphy@020c9000'Ñ/soc/aips-bus@02000000/usbphy@020ca000$Ù/soc/aips-bus@02100000/i2c@021f8000memoryÞmemoryê@interrupt-controller@00a01000!arm,cortex-a9-gicîÿê  %+clocksckil!fsl,imx-ckilfixed-clock3@€ckih1!fsl,imx-ckih1fixed-clock3@osc!fsl,imx-oscfixed-clock3@n6soc !simple-busPdma-apbh@00110000&!fsl,imx6q-dma-apbhfsl,imx28-dma-apbhê 0W    bgpmi0gpmi1gpmi2gpmi3r}Šj%+gpmi-nand@00112000!fsl,imx6q-gpmi-nandê @ ‘gpmi-nandbch Wbbch(Š˜™—–•0›gpmi_iogpmi_apbgpmi_bchgpmi_bch_apbper1_bch§¬rx-tx¶okay½defaultËhdmi@0120000ê WsÕŠ{| ›iahbisfr ¶disabled!fsl,imx6dl-hdmiport@0êendpointÙ%6+6port@1êendpointÙ%:+:timer@00a00600!arm,cortex-a9-twd-timerê   W Šl2-cache@00a02000!arm,pl310-cacheê   W\é÷  %>+>pcie@0x01000000!fsl,imx6q-pciesnps,dw-pcieêÿÀ@ð ‘dbiconfigÞpciHPððø‚ð$ Wxbmsiî.€A{zyxŠÎ½›pciepcie_buspcie_phy¶okay O pmu!arm,cortex-a9-pmu W^aips-bus@02000000!fsl,aips-bussimple-busêPspba-bus@02000000!fsl,spba-bussimple-busêPspdif@02004000!fsl,imx35-spdifê@@ W4 §  ¬rxtxHŠÅÅ5›corerxtx0rxtx1rxtx2rxtx3rxtx4rxtx5rxtx6rxtx7 ¶disabledecspi@02008000 !fsl,imx6q-ecspifsl,imx51-ecspiê€@ WŠpp›ipgper §  ¬rxtx¶okayZ$r ½defaultË ecspi@0200c000 !fsl,imx6q-ecspifsl,imx51-ecspiêÀ@ W Šqq›ipgper §  ¬rxtx¶okayZr  ½defaultË ecspi@02010000 !fsl,imx6q-ecspifsl,imx51-ecspiê@ W!Šrr›ipgper §  ¬rxtx ¶disabledecspi@02014000 !fsl,imx6q-ecspifsl,imx51-ecspiê@@ W"Šss›ipgper §  ¬rxtx¶okayZr½defaultËm25p80@1!micron,n25q128a11{1-êserial@02020000!fsl,imx6q-uartfsl,imx21-uartê@ WŠ ¡›ipgper §  ¬rxtx¶okay½defaultËesai@02024000¡!fsl,imx35-esaiê@@ W3(ŠÐÑvÐœ›corememextalfsysdma §  ¬rxtx ¶disabledssi@02028000¡!fsl,imx6q-ssifsl,imx51-ssiê€@ W.Š² ›ipgbaud § % &¬rxtx² ¶disabledssi@0202c000¡!fsl,imx6q-ssifsl,imx51-ssiêÀ@ W/Š³ž ›ipgbaud § ) *¬rxtx² ¶disabledssi@02030000¡!fsl,imx6q-ssifsl,imx51-ssiê@ W0Š´Ÿ ›ipgbaud § - .¬rxtx² ¶disabledasrc@02034000!fsl,imx53-asrcê@@ W2˜ŠÒÓkœŒ›memipgasrck_0asrck_1asrck_2asrck_3asrck_4asrck_5asrck_6asrck_7asrck_8asrck_9asrck_aasrck_basrck_casrck_dasrck_easrck_fdma`§      ¬rxarxbrxctxatxbtxcÁ»€Ï¶okayspba@0203c000êÀ@vpu@02040000!fsl,imx6dl-vpucnm,coda960êÀW  bbitjpegŠ¨Œ›perahbÞìóaipstz@0207c000êÀ@pwm@02080000ø!fsl,imx6q-pwmfsl,imx27-pwmê@ WSŠ>‘›ipgper¶okay½defaultË%C+Cpwm@02084000ø!fsl,imx6q-pwmfsl,imx27-pwmê@@ WTŠ>’›ipgper ¶disabledpwm@02088000ø!fsl,imx6q-pwmfsl,imx27-pwmê€@ WUŠ>“›ipgper ¶disabledpwm@0208c000ø!fsl,imx6q-pwmfsl,imx27-pwmêÀ@ WVŠ>”›ipgper ¶disabledflexcan@02090000!fsl,imx6q-flexcanê @ WnŠlm›ipgper¶okay½defaultËflexcan@02094000!fsl,imx6q-flexcanê @@ WoŠno›ipgper¶okay½defaultËgpt@02098000!fsl,imx6dl-gptfsl,imx6q-gptê €@ W7Šwxí›ipgperosc_pergpio@0209c000!fsl,imx6q-gpiofsl,imx35-gpioê À@WBCÿî%*+*gpio@020a0000!fsl,imx6q-gpiofsl,imx35-gpioê @WDEÿî% + gpio@020a4000!fsl,imx6q-gpiofsl,imx35-gpioê @@WFGÿî%+gpio@020a8000!fsl,imx6q-gpiofsl,imx35-gpioê €@WHIÿî% + gpio@020ac000!fsl,imx6q-gpiofsl,imx35-gpioê À@WJKÿî%+gpio@020b0000!fsl,imx6q-gpiofsl,imx35-gpioê @WLMÿî%D+Dgpio@020b4000!fsl,imx6q-gpiofsl,imx35-gpioê @@WNOÿî%(+(kpp@020b8000!fsl,imx6q-kppfsl,imx21-kppê €@ WRŠ> ¶disabledwdog@020bc000!fsl,imx6q-wdtfsl,imx21-wdtê À@ WPŠwdog@020c0000!fsl,imx6q-wdtfsl,imx21-wdtê @ WQŠ ¶disabledccm@020c4000!fsl,imx6q-ccmê @@WWX3%+anatop@020c8000#!fsl,imx6q-anatopsysconsimple-busê €$W16%+regulator-1p1@110!fsl,anatop-regulatorvdd1p1. 5Fû^r„™®Á 5Ôûregulator-3p0@120!fsl,anatop-regulatorvdd3p0.*¹€F0°^r „™®Á( èÔ3á@regulator-2p5@130!fsl,anatop-regulatorvdd2p5.„€F)ö0^r0„™®Á„€Ô)ö0regulator-vddcore@140!fsl,anatop-regulatorvddarm. F ^r@„™çpÿ®Á Ô %?+?regulator-vddpu@140!fsl,anatop-regulatorvddpu. F -–r@„ ™çpÿ®Á Ô %+regulator-vddsoc@140!fsl,anatop-regulatorvddsoc. F ^r@„™çpÿ®Á Ô %@+@tempmon!fsl,imx6q-tempmon W1IUŠ¬usbphy@020c9000"!fsl,imx6q-usbphyfsl,imx23-usbphyê  W,Š¶f%!+!usbphy@020ca000"!fsl,imx6q-usbphyfsl,imx23-usbphyê   W-Š·f%%+%snvs@020cc000#!fsl,sec-v4.0-monsysconsimple-mfdê À@%+snvs-rtc-lp!fsl,sec-v4.0-mon-rtc-lpq}4Wsnvs-poweroff!syscon-poweroffq}8<` ¶disabledepit@020d0000ê @ W8epit@020d4000ê @@ W9src@020d8000!fsl,imx6q-srcfsl,imx51-srcê €@W[`x%+gpc@020dc000!fsl,imx6q-gpcê À@ÿîWYZ…0ŠzJy¨%+iomuxc-gpr@020e0000!fsl,imx6q-iomuxc-gprsysconê8%+iomuxc@020e0000!fsl,imx6dl-iomuxcê@½defaultËaudmux`£€”°°tˆ°°xŒ°°|°°%/+/ecspi1grp£HܱLà±Dر\D±L4±`H±% + ecspi2grpx£Ø¨ø±< ô±@ü±Ü¬±Ô¤±% + ecspi4grp£X(±\,±tD±xH±4±\D°°%+enetgrph£ì¼°°è¸°°ØÀ°°Ä¬°°È°°°Ì´°°Ð¸°°Ô¼°°ðÀ°°À¨°°¬”°°°˜°°´œ °°¸ $°°¼¤(°°%'+'flexcan1grp0£ ôÈ°°ø°°%+flexcan2grp0£ü°°Ì°°%+gpiogrp8£ä´°°|d°°€h°°Ä”°°0°°È˜°°(°°,°°,ü°°ì°°ôÄ°°D,°°(ø°°%+gpmi-nandh£pX°±lT°±¨°±¤Œ°t\°±<$°±8 °±„l°±ˆp°±Œt°±x°±”|°±˜€°±œ„°± ˆ°±%+i2c1grp0£„˜l@¸±ˆœh@¸±%,+,i2c2grp0£P8p@¸±dLt@¸±%-+-i2c3grp0£0x@¸±4|@¸±%.+.i2c4grp0£8€@¸±< „@¸±%5+5pwm1grp0£@°°8°°%+uart1grp`£L`°±Pdü°±T$ø°±P °±%+uart2grp0£l<°±p@ °±%2+2uart3grp`£d4°±h8 °±€P °±`0°±%3+3uart4grp0£D,°±X@ °±%4+4usbotggrp£àpY%$+$aristainetos-usbh1-vbus£ Ü0°%E+Earistainetos-usbotg-vbus£hP0°%F+Fusdhc1grpÀ£àÈpYÜÄ (YäÌpYèÐpYìÔpYðØpYøÈ°°¬À°°%)+)usdhc2grpØ£øàqôÜ 0qüäqèqìqðq4°° ð°°H0°°%+++ldb@020e0008!fsl,imx6q-ldbfsl,imx53-ldbÕ¶okay0Š!"'(‡ˆ(›di0_plldi1_plldi0_seldi1_seldi0di1lvds-channel@0ê¶okayport@0êendpointÙ%8+8port@1êendpointÙ%<+<port@4êendpointÙ%H+Hlvds-channel@1ê ¶disabledport@0êendpointÙ%9+9port@1êendpointÙ %=+=dcic@020e4000ê@@ W|dcic@020e8000ê€@ W}sdma@020ec000!fsl,imx6q-sdmafsl,imx35-sdmaêÀ@ WŠ›››ipgahbr¬imx/sdma/sdma-imx6q.bin% + pxp@020f0000ê@ Wbepdc@020f4000ê@@ Walcdif@020f8000ê€@ W'aips-bus@02100000!fsl,aips-bussimple-busêPcaam@2100000 !fsl,sec-v4.0Åê P ŠñòóÄ›memaclkipgemi_slowjr0@1000!fsl,sec-v4.0-job-ringê Wijr1@2000!fsl,sec-v4.0-job-ringê  Wjaipstz@0217c000êÀ@usb@02184000!fsl,imx6q-usbfsl,imx27-usbê@ W+Š¢Ñ!Ü"¶okayè#½defaultË$ô hostusb@02184200!fsl,imx6q-usbfsl,imx27-usbêB W(Š¢Ñ%Ü" host¶okayè&usb@02184400!fsl,imx6q-usbfsl,imx27-usbêD W)Š¢Ü" host ¶disabledusb@02184600!fsl,imx6q-usbfsl,imx27-usbêF W*Š¢Ü" host ¶disabledusbmisc@02184800!fsl,imx6q-usbmiscêHŠ¢%"+"ethernet@02188000!fsl,imx6q-fecê€@ vwŠuu¾ ›ipgahbptp¶okay½defaultË'2rgmii ;(KXermlb@0218c000êÀ@$W5u~usdhc@02190000!fsl,imx6q-usdhcê@ WŠ£££ ›ipgahbper¶okay½defaultË) ‰*’usdhc@02194000!fsl,imx6q-usdhcê@@ WŠ¤¤¤ ›ipgahbper¶okay½defaultË+ ‰  › ’usdhc@02198000!fsl,imx6q-usdhcê€@ WŠ¥¥¥ ›ipgahbper ¶disabledusdhc@0219c000!fsl,imx6q-usdhcêÀ@ WŠ¦¦¦ ›ipgahbper ¶disabledi2c@021a0000!fsl,imx6q-i2cfsl,imx21-i2cê@ W$Š}¶okay½defaultË,pmic@58 !dlg,da9063êX*Wregulatorsbcore1bcore1^.“àF2Z bcore2bcore2^.“àF2Z bprobpro^.“àF2Z bperibperi^.“àF2Z bmembmem^.“àF2Z ldo2ldo2^.“àFw@ldo3ldo3^.“àF2Z ldo4ldo4^.“àF2Z ldo5ldo5^.“àF2Z ldo6ldo6^.“àF2Z ldo7ldo7^.“àF2Z ldo8ldo8^.“àF2Z ldo9ldo9^.“àF2Z ldo10ldo10^.“àF2Z ldo11ldo11^.“àF2Z biobio^.w@Fw@tmp103@71 !ti,tmp103êqi2c@021a4000!fsl,imx6q-i2cfsl,imx21-i2cê@@ W%Š~¶okay½defaultË-i2c@021a8000!fsl,imx6q-i2cfsl,imx21-i2cê€@ W&Š¶okay½defaultË.tca6416@20 !ti,tca6416ê rtc@68!dallas,m41t00êhtouch@4d!atmel,maxtouchêM W romcp@021ac000êÀ@mmdc@021b0000!fsl,imx6q-mmdcê@mmdc@021b4000ê@@weim@021b8000!fsl,imx6q-weimê€@ WŠÄocotp@021bc000!fsl,imx6q-ocotpsysconêÀ@%+tzasc@021d0000ê@ Wltzasc@021d4000ê@@ Wmaudmux@021d8000"!fsl,imx6q-audmuxfsl,imx31-audmuxê€@¶okay½defaultË/mipi@021dc000êÀ@mipi@021e0000ê@ ¶disabledportsport@0êendpointÙ0%7+7port@1êendpointÙ1%;+;vdoa@021e4000ê@@ Wserial@021e8000!fsl,imx6q-uartfsl,imx21-uartê€@ WŠ ¡›ipgper §  ¬rxtx¶okay½defaultË2serial@021ec000!fsl,imx6q-uartfsl,imx21-uartêÀ@ WŠ ¡›ipgper §  ¬rxtx¶okay½defaultË3serial@021f0000!fsl,imx6q-uartfsl,imx21-uartê@ WŠ ¡›ipgper §  ¬rxtx¶okay½defaultË4serial@021f4000!fsl,imx6q-uartfsl,imx21-uartê@@ WŠ ¡›ipgper § ! "¬rxtx ¶disabledi2c@021f8000!fsl,imx6q-i2cfsl,imx21-i2cê€@ W#Št¶okay½defaultË5eeprom@50 !atmel,24c64êPeeprom@57 !atmel,24c64êWipu@02400000!fsl,imx6q-ipuê@@WŠ‚ƒ„ ›busdi0di1ìport@0êport@1êport@2ê%A+Aendpoint@0endpoint@1Ù6%+endpoint@2Ù7%0+0endpoint@3Ù8%+endpoint@4Ù9%+port@3ê%B+Bendpoint@0endpoint@1Ù:%+endpoint@2Ù;%1+1endpoint@3Ù<%+endpoint@4Ù=% + sram@00900000 !mmio-sramꊎ%+cpuscpu@0!arm,cortex-a9Þcpuê¤>µ2 Ð ÀíØ àg8Æ2 íØ ÀíØ àíØßîl(Šhª)›armpll2_pfd2_396msteppll1_swpll1_sysí?…ø@cpu@1!arm,cortex-a9Þcpuê¤>display-subsystem!fsl,imx-display-subsystemABbacklight!pwm-backlight  CLK@  @€ÿ  9D%G+Gregulators !simple-bus2p5v!regulator-fixed2P5V.&% F&% ^3p3v!regulator-fixed3P3V.2Z F2Z ^usb-h1-vbus!regulator-fixedF U*½defaultËE usb_h1_vbus.LK@FLK@%&+&usb-otg-vbus!regulator-fixedF U ½defaultËF usb_otg_vbus.LK@FLK@%#+#panel !lg,lb070wv8YG 9DportendpointÙH%+ #address-cells#size-cellsmodelcompatibleethernet0can0can1gpio0gpio1gpio2gpio3gpio4gpio5gpio6i2c0i2c1i2c2mmc0mmc1mmc2mmc3serial0serial1serial2serial3serial4spi0spi1spi2spi3usbphy0usbphy1i2c3device_typereg#interrupt-cellsinterrupt-controllerinterrupt-parentlinux,phandle#clock-cellsclock-frequencyrangesinterruptsinterrupt-names#dma-cellsdma-channelsclocksreg-namesclock-namesdmasdma-namesstatuspinctrl-namespinctrl-0gprremote-endpointcache-unifiedcache-levelarm,tag-latencyarm,data-latencynum-lanesinterrupt-map-maskinterrupt-mapreset-gpiofsl,spi-num-chipselectscs-gpiosspi-max-frequencyfsl,uart-has-rtscts#sound-dai-cellsfsl,fifo-depthfsl,asrc-ratefsl,asrc-widthpower-domainsresetsiram#pwm-cellsgpio-controller#gpio-cellsregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onanatop-reg-offsetanatop-vol-bit-shiftanatop-vol-bit-widthanatop-min-bit-valanatop-min-voltageanatop-max-voltageanatop-delay-reg-offsetanatop-delay-bit-shiftanatop-delay-bit-widthregulator-enable-ramp-delayfsl,tempmonfsl,tempmon-datafsl,anatopregmap#reset-cellspu-supply#power-domain-cellsfsl,pinsfsl,sdma-ram-script-namefsl,sec-erafsl,usbphyfsl,usbmiscvbus-supplydisable-over-currentdr_mode#index-cellsinterrupts-extendedphy-modephy-reset-gpiostxd0-skew-pstxd1-skew-pstxd2-skew-pstxd3-skew-psbus-widthcd-gpiosno-1-8-vwp-gpiosnext-level-cacheoperating-pointsfsl,soc-operating-pointsclock-latencyarm-supplysoc-supplyportspwmsbrightness-levelsdefault-brightness-levelenable-gpiosenable-active-highbacklight