8( Egumstix,omap3-overo-tobiduogumstix,omap3-overoti,omap36xxti,omap3&07OMAP36xx/AM37xx/DM37xx Gumstix Overo on TobiDuochosenaliases=/ocp/i2c@48070000B/ocp/i2c@48072000G/ocp/i2c@48060000L/ocp/serial@4806a000T/ocp/serial@4806c000\/ocp/serial@49020000d/ocp/serial@49042000memorylmemoryxcpuscpu@0arm,cortex-a8lcpux|cpus 'O 57pmuarm,cortex-a8-pmuxTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocpti,omap3-l3-smxsimple-busxh l3_mainl4@48000000ti,omap3-l4-coresimple-bus Hscm@2000ti,omap3-scmsimple-busx  pinmux@30 ti,omap3-padconfpinctrl-singlex08+default9CIpinmux_uart2_pins Q<>@BCIpinmux_i2c1_pinsQCIpinmux_mmc1_pins0QCIpinmux_mmc2_pins0Q(*,.02CIpinmux_w3cbw003c_pinsQlCIpinmux_hsusb2_pins@Q      CIpinmux_twl4030_pinsQACIpinmux_i2c3_pinsQCIpinmux_uart3_pinsQnpCIscm_conf@270sysconsimple-busxp0 p0CIpbias_regulatorti,pbias-omap3ti,pbias-omapxepbias_mmc_omap2430lpbias_mmc_omap2430{w@-CIclocksmcbsp5_mux_fckti,composite-mux-clock|xhCImcbsp5_fckti,composite-clock|mcbsp1_mux_fckti,composite-mux-clock|xC I mcbsp1_fckti,composite-clock| mcbsp2_mux_fckti,composite-mux-clock| xC I mcbsp2_fckti,composite-clock| mcbsp3_mux_fckti,composite-mux-clock| xhCImcbsp3_fckti,composite-clock|mcbsp4_mux_fckti,composite-mux-clock| xhCImcbsp4_fckti,composite-clock|clockdomainspinmux@a00 ti,omap3-padconfpinctrl-singlex \pinmux_twl4030_vpins QCIaes@480c5000 ti,omap3-aesaesxH PPABtxrxprm@48306000 ti,omap3-prmxH0`@ clocksvirt_16_8m_ck fixed-clockYCIosc_sys_ck ti,mux-clock|x @CIsys_ckti,divider-clock|xpCIsys_clkout1ti,gate-clock|x pdpll3_x2_ckfixed-factor-clock|dpll3_m2x2_ckfixed-factor-clock|CIdpll4_x2_ckfixed-factor-clock|corex2_fckfixed-factor-clock|CIwkup_l4_ickfixed-factor-clock|CNINcorex2_d3_fckfixed-factor-clock|CIcorex2_d5_fckfixed-factor-clock|CIclockdomainscm@48004000 ti,omap3-cmxH@@clocksdummy_apb_pclk fixed-clockomap_32k_fck fixed-clockC@I@virt_12m_ck fixed-clockCIvirt_13m_ck fixed-clock]@CIvirt_19200000_ck fixed-clock$CIvirt_26000000_ck fixed-clockCIvirt_38_4m_ck fixed-clockICIdpll4_ckti,omap3-dpll-per-j-type-clock|x D 0CIdpll4_m2_ckti,divider-clock|?x HC I dpll4_m2x2_mul_ckfixed-factor-clock| C!I!dpll4_m2x2_ckti,hsdiv-gate-clock|!x C"I"omap_96m_alwon_fckfixed-factor-clock|"C)I)dpll3_ckti,omap3-dpll-core-clock|x @ 0CIdpll3_m3_ckti,divider-clock|x@C#I#dpll3_m3x2_mul_ckfixed-factor-clock|#C$I$dpll3_m3x2_ckti,hsdiv-gate-clock|$ x C%I%emu_core_alwon_ckfixed-factor-clock|%CbIbsys_altclk fixed-clockC.I.mcbsp_clks fixed-clockCIdpll3_m2_ckti,divider-clock|x @CIcore_ckfixed-factor-clock|C&I&dpll1_fckti,divider-clock|&x @C'I'dpll1_ckti,omap3-dpll-clock|'x  $ @ 4CIdpll1_x2_ckfixed-factor-clock|C(I(dpll1_x2m2_ckti,divider-clock|(x DC<I<cm_96m_fckfixed-factor-clock|)C*I*omap_96m_fck ti,mux-clock|*x @CEIEdpll4_m3_ckti,divider-clock| x@C+I+dpll4_m3x2_mul_ckfixed-factor-clock|+C,I,dpll4_m3x2_ckti,hsdiv-gate-clock|,x C-I-omap_54m_fck ti,mux-clock|-.x @C8I8cm_96m_d2_fckfixed-factor-clock|*C/I/omap_48m_fck ti,mux-clock|/.x @C0I0omap_12m_fckfixed-factor-clock|0CGIGdpll4_m4_ckti,divider-clock| x@C1I1dpll4_m4x2_mul_ckti,fixed-factor-clock|11?LC2I2dpll4_m4x2_ckti,gate-clock|2x LCIdpll4_m5_ckti,divider-clock|?x@C3I3dpll4_m5x2_mul_ckti,fixed-factor-clock|31?LC4I4dpll4_m5x2_ckti,hsdiv-gate-clock|4x LCjIjdpll4_m6_ckti,divider-clock|?x@C5I5dpll4_m6x2_mul_ckfixed-factor-clock|5C6I6dpll4_m6x2_ckti,hsdiv-gate-clock|6x C7I7emu_per_alwon_ckfixed-factor-clock|7CcIcclkout2_src_gate_ck ti,composite-no-wait-gate-clock|&x pC9I9clkout2_src_mux_ckti,composite-mux-clock|&*8x pC:I:clkout2_src_ckti,composite-clock|9:C;I;sys_clkout2ti,divider-clock|;@x p_mpu_ckfixed-factor-clock|<C=I=arm_fckti,divider-clock|=x $emu_mpu_alwon_ckfixed-factor-clock|=CdIdl3_ickti,divider-clock|&x @C>I>l4_ickti,divider-clock|>x @C?I?rm_ickti,divider-clock|?x @gpt10_gate_fckti,composite-gate-clock| x CAIAgpt10_mux_fckti,composite-mux-clock|@x @CBIBgpt10_fckti,composite-clock|ABgpt11_gate_fckti,composite-gate-clock| x CCICgpt11_mux_fckti,composite-mux-clock|@x @CDIDgpt11_fckti,composite-clock|CDcore_96m_fckfixed-factor-clock|ECImmchs2_fckti,wait-gate-clock|x CImmchs1_fckti,wait-gate-clock|x CIi2c3_fckti,wait-gate-clock|x CIi2c2_fckti,wait-gate-clock|x CIi2c1_fckti,wait-gate-clock|x CImcbsp5_gate_fckti,composite-gate-clock| x CImcbsp1_gate_fckti,composite-gate-clock| x C I core_48m_fckfixed-factor-clock|0CFIFmcspi4_fckti,wait-gate-clock|Fx CImcspi3_fckti,wait-gate-clock|Fx CImcspi2_fckti,wait-gate-clock|Fx CImcspi1_fckti,wait-gate-clock|Fx CIuart2_fckti,wait-gate-clock|Fx CIuart1_fckti,wait-gate-clock|Fx  CIcore_12m_fckfixed-factor-clock|GCHIHhdq_fckti,wait-gate-clock|Hx CIcore_l3_ickfixed-factor-clock|>CIIIsdrc_ickti,wait-gate-clock|Ix CIgpmc_fckfixed-factor-clock|Icore_l4_ickfixed-factor-clock|?CJIJmmchs2_ickti,omap3-interface-clock|Jx CImmchs1_ickti,omap3-interface-clock|Jx CIhdq_ickti,omap3-interface-clock|Jx CImcspi4_ickti,omap3-interface-clock|Jx CImcspi3_ickti,omap3-interface-clock|Jx CImcspi2_ickti,omap3-interface-clock|Jx CImcspi1_ickti,omap3-interface-clock|Jx CIi2c3_ickti,omap3-interface-clock|Jx CIi2c2_ickti,omap3-interface-clock|Jx CIi2c1_ickti,omap3-interface-clock|Jx CIuart2_ickti,omap3-interface-clock|Jx CIuart1_ickti,omap3-interface-clock|Jx  CIgpt11_ickti,omap3-interface-clock|Jx  CIgpt10_ickti,omap3-interface-clock|Jx  CImcbsp5_ickti,omap3-interface-clock|Jx  CImcbsp1_ickti,omap3-interface-clock|Jx  CIomapctrl_ickti,omap3-interface-clock|Jx CIdss_tv_fckti,gate-clock|8xCIdss_96m_fckti,gate-clock|ExCIdss2_alwon_fckti,gate-clock|xCIdummy_ck fixed-clockgpt1_gate_fckti,composite-gate-clock|x CKIKgpt1_mux_fckti,composite-mux-clock|@x @CLILgpt1_fckti,composite-clock|KLaes2_ickti,omap3-interface-clock|Jx CIwkup_32k_fckfixed-factor-clock|@CMIMgpio1_dbckti,gate-clock|Mx CIsha12_ickti,omap3-interface-clock|Jx CIwdt2_fckti,wait-gate-clock|Mx CIwdt2_ickti,omap3-interface-clock|Nx CIwdt1_ickti,omap3-interface-clock|Nx CIgpio1_ickti,omap3-interface-clock|Nx CIomap_32ksync_ickti,omap3-interface-clock|Nx CIgpt12_ickti,omap3-interface-clock|Nx CIgpt1_ickti,omap3-interface-clock|Nx CIper_96m_fckfixed-factor-clock|)C I per_48m_fckfixed-factor-clock|0COIOuart3_fckti,wait-gate-clock|Ox CIgpt2_gate_fckti,composite-gate-clock|xCPIPgpt2_mux_fckti,composite-mux-clock|@x@CQIQgpt2_fckti,composite-clock|PQgpt3_gate_fckti,composite-gate-clock|xCRIRgpt3_mux_fckti,composite-mux-clock|@x@CSISgpt3_fckti,composite-clock|RSgpt4_gate_fckti,composite-gate-clock|xCTITgpt4_mux_fckti,composite-mux-clock|@x@CUIUgpt4_fckti,composite-clock|TUgpt5_gate_fckti,composite-gate-clock|xCVIVgpt5_mux_fckti,composite-mux-clock|@x@CWIWgpt5_fckti,composite-clock|VWgpt6_gate_fckti,composite-gate-clock|xCXIXgpt6_mux_fckti,composite-mux-clock|@x@CYIYgpt6_fckti,composite-clock|XYgpt7_gate_fckti,composite-gate-clock|xCZIZgpt7_mux_fckti,composite-mux-clock|@x@C[I[gpt7_fckti,composite-clock|Z[gpt8_gate_fckti,composite-gate-clock| xC\I\gpt8_mux_fckti,composite-mux-clock|@x@C]I]gpt8_fckti,composite-clock|\]gpt9_gate_fckti,composite-gate-clock| xC^I^gpt9_mux_fckti,composite-mux-clock|@x@C_I_gpt9_fckti,composite-clock|^_per_32k_alwon_fckfixed-factor-clock|@C`I`gpio6_dbckti,gate-clock|`xCIgpio5_dbckti,gate-clock|`xCIgpio4_dbckti,gate-clock|`xCIgpio3_dbckti,gate-clock|`xCIgpio2_dbckti,gate-clock|`x CIwdt3_fckti,wait-gate-clock|`x CIper_l4_ickfixed-factor-clock|?CaIagpio6_ickti,omap3-interface-clock|axCIgpio5_ickti,omap3-interface-clock|axCIgpio4_ickti,omap3-interface-clock|axCIgpio3_ickti,omap3-interface-clock|axCIgpio2_ickti,omap3-interface-clock|ax CIwdt3_ickti,omap3-interface-clock|ax CIuart3_ickti,omap3-interface-clock|ax CIuart4_ickti,omap3-interface-clock|axCIgpt9_ickti,omap3-interface-clock|ax CIgpt8_ickti,omap3-interface-clock|ax CIgpt7_ickti,omap3-interface-clock|axCIgpt6_ickti,omap3-interface-clock|axCIgpt5_ickti,omap3-interface-clock|axCIgpt4_ickti,omap3-interface-clock|axCIgpt3_ickti,omap3-interface-clock|axCIgpt2_ickti,omap3-interface-clock|axCImcbsp2_ickti,omap3-interface-clock|axCImcbsp3_ickti,omap3-interface-clock|axCImcbsp4_ickti,omap3-interface-clock|axCImcbsp2_gate_fckti,composite-gate-clock|xC I mcbsp3_gate_fckti,composite-gate-clock|xCImcbsp4_gate_fckti,composite-gate-clock|xCIemu_src_mux_ck ti,mux-clock|bcdx@CeIeemu_src_ckti,clkdm-gate-clock|eCfIfpclk_fckti,divider-clock|fx@pclkx2_fckti,divider-clock|fx@atclk_fckti,divider-clock|fx@traceclk_src_fck ti,mux-clock|bcdx@CgIgtraceclk_fckti,divider-clock|g x@secure_32k_fck fixed-clockChIhgpt12_fckfixed-factor-clock|hwdt1_fckfixed-factor-clock|hsecurity_l4_ick2fixed-factor-clock|?CiIiaes1_ickti,omap3-interface-clock|ix rng_ickti,omap3-interface-clock|ix sha11_ickti,omap3-interface-clock|ix des1_ickti,omap3-interface-clock|ix cam_mclkti,gate-clock|jxLcam_ick!ti,omap3-no-wait-interface-clock|?xCIcsi2_96m_fckti,gate-clock|xCIsecurity_l3_ickfixed-factor-clock|>CkIkpka_ickti,omap3-interface-clock|kx icr_ickti,omap3-interface-clock|Jx des2_ickti,omap3-interface-clock|Jx mspro_ickti,omap3-interface-clock|Jx mailboxes_ickti,omap3-interface-clock|Jx ssi_l4_ickfixed-factor-clock|?CrIrsr1_fckti,wait-gate-clock|x sr2_fckti,wait-gate-clock|x sr_l4_ickfixed-factor-clock|?dpll2_fckti,divider-clock|&x@ClIldpll2_ckti,omap3-dpll-clock|lx$@4uCmImdpll2_m2_ckti,divider-clock|mxDCnIniva2_ckti,wait-gate-clock|nxCImodem_fckti,omap3-interface-clock|x CIsad2d_ickti,omap3-interface-clock|>x CImad2d_ickti,omap3-interface-clock|>x CImspro_fckti,wait-gate-clock|x ssi_ssr_gate_fck_3430es2 ti,composite-no-wait-gate-clock|x CoIossi_ssr_div_fck_3430es2ti,composite-divider-clock|x @$CpIpssi_ssr_fck_3430es2ti,composite-clock|opCqIqssi_sst_fck_3430es2fixed-factor-clock|qCIhsotgusb_ick_3430es2"ti,omap3-hsotgusb-interface-clock|Ix CIssi_ick_3430es2ti,omap3-ssi-interface-clock|rx CIusim_gate_fckti,composite-gate-clock|E x C}I}sys_d2_ckfixed-factor-clock|CtItomap_96m_d2_fckfixed-factor-clock|ECuIuomap_96m_d4_fckfixed-factor-clock|ECvIvomap_96m_d8_fckfixed-factor-clock|ECwIwomap_96m_d10_fckfixed-factor-clock|E CxIxdpll5_m2_d4_ckfixed-factor-clock|sCyIydpll5_m2_d8_ckfixed-factor-clock|sCzIzdpll5_m2_d16_ckfixed-factor-clock|sC{I{dpll5_m2_d20_ckfixed-factor-clock|sC|I|usim_mux_fckti,composite-mux-clock(|tuvwxyz{|x @C~I~usim_fckti,composite-clock|}~usim_ickti,omap3-interface-clock|Nx  CIdpll5_ckti,omap3-dpll-clock|x  $ L 4uCIdpll5_m2_ckti,divider-clock|x PCsIssgx_gate_fckti,composite-gate-clock|&x CIcore_d3_ckfixed-factor-clock|&CIcore_d4_ckfixed-factor-clock|&CIcore_d6_ckfixed-factor-clock|&CIomap_192m_alwon_fckfixed-factor-clock|"CIcore_d2_ckfixed-factor-clock|&CIsgx_mux_fckti,composite-mux-clock |*x @CIsgx_fckti,composite-clock|sgx_ickti,wait-gate-clock|>x CIcpefuse_fckti,gate-clock|x CIts_fckti,gate-clock|@x CIusbtll_fckti,wait-gate-clock|sx CIusbtll_ickti,omap3-interface-clock|Jx CImmchs3_ickti,omap3-interface-clock|Jx CImmchs3_fckti,wait-gate-clock|x CIdss1_alwon_fck_3430es2ti,dss-gate-clock|xLCIdss_ick_3430es2ti,omap3-dss-interface-clock|?xCIusbhost_120m_fckti,gate-clock|sxCIusbhost_48m_fckti,dss-gate-clock|0xCIusbhost_ickti,omap3-dss-interface-clock|?xCIuart4_fckti,wait-gate-clock|OxCIclockdomainscore_l3_clkdmti,clockdomain|dpll3_clkdmti,clockdomain|dpll1_clkdmti,clockdomain|per_clkdmti,clockdomainl|emu_clkdmti,clockdomain|fdpll4_clkdmti,clockdomain|wkup_clkdmti,clockdomain$|dss_clkdmti,clockdomain|core_l4_clkdmti,clockdomain|cam_clkdmti,clockdomain|iva2_clkdmti,clockdomain|dpll2_clkdmti,clockdomain|md2d_clkdmti,clockdomain |dpll5_clkdmti,clockdomain|sgx_clkdmti,clockdomain|usbhost_clkdmti,clockdomain |counter@48320000ti,omap-counter32kxH2  counter_32kinterrupt-controller@48200000ti,omap3-intcxH CIdma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaxH`  `CIgpio@48310000ti,omap3-gpioxH1gpio1CIgpio@49050000ti,omap3-gpioxIgpio2CIgpio@49052000ti,omap3-gpioxI gpio3CIgpio@49054000ti,omap3-gpioxI@ gpio4gpio@49056000ti,omap3-gpioxI`!gpio5gpio@49058000ti,omap3-gpioxI"gpio6CIserial@4806a000ti,omap3-uartxH H12txrxuart1lserial@4806c000ti,omap3-uartxHI34txrxuart2l+default9serial@49020000ti,omap3-uartxIJn56txrxuart3l+default9i2c@48070000 ti,omap3-i2cxH8txrxi2c1+default9'@twl@48xH& ti,twl4030+default9audioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1{ ' regulator-vdacti,twl4030-vdac{w@w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1{:0CIregulator-vmmc2ti,twl4030-vmmc2{:0regulator-vusb1v5ti,twl4030-vusb1v5CIregulator-vusb1v8ti,twl4030-vusb1v8CIregulator-vusb3v1ti,twl4030-vusb3v1CIregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2{w@w@regulator-vsimti,twl4030-vsim{w@-gpioti,twl4030-gpio$twl4030-usbti,twl4030-usb 0>LZcCIpwmti,twl4030-pwmnpwmledti,twl4030-pwmlednCIpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypadymadcti,twl4030-madci2c@48072000 ti,omap3-i2cxH 9txrxi2c2 disabledi2c@48060000 ti,omap3-i2cxH=txrxi2c3+default9eeprom@51 atmel,24c01xQlis33de@1dst,lis33dest,lis3lv02dx  1 CQ_n}xx&& disabledmailbox@48094000ti,omap3-mailboxmailboxxH @1dsp C Nspi@48098000ti,omap2-mcspixH Amcspi1Y@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspixH Bmcspi2Y +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspixH [mcspi3Y tx0rx0tx1rx1spi@480ba000ti,omap2-mcspixH 0mcspi4YFGtx0rx01w@480b2000 ti,omap3-1wxH :hdq1wmmc@4809c000ti,omap3-hsmmcxH Smmc1g=>txrxt+default9mmc@480b4000ti,omap3-hsmmcxH @Vmmc2/0txrx+default9mmc@480ad000ti,omap3-hsmmcxH ^mmc3MNtxrx disabledmmu@480bd400ti,omap2-iommuxH mmu_ispCImmu@5d000000ti,omap2-iommux]mmu_iva disabledwdt@48314000 ti,omap3-wdtxH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspxH@mpu ;< commontxrxmcbsp1 txrx disabledmcbsp@49022000ti,omap3-mcbspxI I mpusidetone>?commontxrxsidetonemcbsp2mcbsp2_sidetone!"txrxokayCImcbsp@49024000ti,omap3-mcbspxI@I mpusidetoneYZcommontxrxsidetonemcbsp3mcbsp3_sidetonetxrx disabledmcbsp@49026000ti,omap3-mcbspxI`mpu 67 commontxrxmcbsp4txrx disabledmcbsp@48096000ti,omap3-mcbspxH `mpu QR commontxrxmcbsp5txrx disabledsham@480c3000ti,omap3-shamshamxH 0d1Erxsmartreflex@480cb000ti,omap3-smartreflex-coresmartreflex_corexH smartreflex@480c9000ti,omap3-smartreflex-ivasmartreflex_mpu_ivaxH timer@48318000ti,omap3430-timerxH1%timer1timer@49032000ti,omap3430-timerxI &timer2timer@49034000ti,omap3430-timerxI@'timer3timer@49036000ti,omap3430-timerxI`(timer4timer@49038000ti,omap3430-timerxI)timer5$timer@4903a000ti,omap3430-timerxI*timer6$timer@4903c000ti,omap3430-timerxI+timer7$timer@4903e000ti,omap3430-timerxI,timer81$timer@49040000ti,omap3430-timerxI-timer91timer@48086000ti,omap3430-timerxH`.timer101timer@48088000ti,omap3430-timerxH/timer111timer@48304000ti,omap3430-timerxH0@_timer12>usbhstll@48062000 ti,usbhs-tllxH N usb_tll_hsusbhshost@48064000ti,usbhs-hostxH@ usb_host_hs Nehci-phyohci@48064400ti,ohci-omap3xHD&Lehci@48064800 ti,ehci-omapxHH&MYgpmc@6e000000ti,omap3430-gpmcgpmcxn^j +,nand@0,0|micron,mt29c4g96maz xbch8,,"!,4(C6R@aRrR(partition@0SPLxpartition@80000U-Bootxpartition@1c0000 Environmentx$partition@280000Kernelx(partition@780000 Filesystemxethernet@gpmcsmsc,lan9221smsc,lan9115*$ ! C*4$a<r6R$*7Qk{ x&ethernet@4,0smsc,lan9221smsc,lan9115*$ ! C*4$a<r6R$*7Qk{ x&usb_otg_hs@480ab000ti,omap3-musbxH \]mcdma usb_otg_hs Y usb2-phy^2dss@48050000 ti,omap3-dssxH disabled dss_core|fckdispc@48050400ti,omap3-dispcxH dss_dispc|fckencoder@4804fc00 ti,omap3-dsixHH@H protophypll disabled dss_dsi1| fcksys_clkencoder@48050800ti,omap3-rfbixH disabled dss_rfbi|fckickencoder@48050c00ti,omap3-vencxH  disabled dss_venc|fcktv_dac_clkssi-controller@48058000 ti,omap3-ssissiokxHHsysgddGgdd_mpu |q ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portxHHtxrx&CDssi-port@4805b000ti,omap3-ssi-portxHHtxrx&EFserial@49042000ti,omap3-uartxI PQRtxrxuart4lregulator-abb-mpu ti,abb-v1 labb_mpu_ivaxH0rH0hbase-addressint-address|  '` 7sO7pinmux@480025a0 ti,omap3-padconfpinctrl-singlexH%\+default9pinmux_hsusb2_2_pins0QPRT V X Z CIpinmux_w3cbw003c_2_pinsQ@CIisp@480bc000 ti,omap3-ispxH H  Ce Jportspwmleds pwm-ledsoveroovero:blue:COM Vw5 [ jmmc0soundti,omap-twl4030 overo hsusb2_power_regregulator-fixed lhsusb2_vbus{LK@LK@  p CIhsusb2_phyusb-nop-xceiv  CIregulator-w3cbw003c-npoweronregulator-fixedlregulator-w3cbw003c-npoweron{2Z2Z  CIregulator-w3cbw003c-wifi-nreset+default9regulator-fixed lregulator-w3cbw003c-wifi-nreset{2Z2Z  'CIregulator-w3cbw003c-bt-nresetregulator-fixedlregulator-w3cbw003c-bt-nreset{2Z2Z  'CIlis33-3v3-regregulator-fixedllis33-3v3-reg{2Z2ZCIlis33-1v8-regregulator-fixedllis33-1v8-reg{w@w@CIregulator-vddvarioregulator-fixed lvddvario CIregulator-vdd33aregulator-fixedlvdd33a CI #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2serial0serial1serial2serial3device_typeregclocksclock-namesclock-latencyoperating-pointsinterruptsti,hwmodsranges#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0linux,phandlepinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cellsstatuspagesizeVdd-supplyVdd_IO-supplyst,click-single-xst,click-single-yst,click-single-zst,click-thresh-xst,click-thresh-yst,click-thresh-zst,irq1-clickst,irq2-clickst,wakeup-x-lost,wakeup-x-hist,wakeup-y-lost,wakeup-y-hist,wakeup-z-lost,wakeup-z-hist,min-limit-xst,min-limit-yst,min-limit-zst,max-limit-xst,max-limit-yst,max-limit-z#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplybus-widthvqmmc-supplyvmmc_aux-supplycap-sdio-irqnon-removable#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport2-modephysgpmc,num-csgpmc,num-waitpinslinux,mtd-namenand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelbank-widthgpmc,mux-add-datagpmc,oe-on-nsgpmc,we-on-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsenvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespower#address-cellti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-typepwmsmax-brightnesslinux,default-triggerti,modelti,mcbspgpiostartup-delay-usenable-active-highreset-gpiosvcc-supplyregulator-always-on