=R8:(:9,Sinlinx SinA33#2sinlinx,sina33allwinner,sun8i-a33chosen=Dserial0:115200n8framebuffer@002allwinner,simple-framebuffersimple-framebuffer Pde_be0-lcd0c jdisabledaliasesq/soc@01c00000/serial@01c28000memoryymemory@timer2arm,armv7-timer0   n6cpusallwinner,sun8i-a23cpu@02arm,cortex-a7ycpucpu@12arm,cortex-a7ycpucpu@22arm,cortex-a7ycpucpu@32arm,cortex-a7ycpuclocks=osc24M_clk 2fixed-clockn6osc24Mosc32k_clk 2fixed-clockosc32kclk@01c200002allwinner,sun8i-a23-pll1-clkcpll1pll5_clk 2fixed-clockpll5  clk@01c200282allwinner,sun6i-a31-pll6-clk(c pll6pll6x2cpu_clk@01c200502allwinner,sun4i-a10-cpu-clkPccpuaxi_clk@01c200502allwinner,sun8i-a23-axi-clkPcaxiahb1_clk@01c200542allwinner,sun6i-a31-ahb1-clkTcahb1apb1_clk@01c200542allwinner,sun4i-a10-apb0-clkTcapb1  clk@01c20060#2allwinner,sun8i-a23-ahb1-gates-clk`cT  $(,.469ahb1_mipidsiahb1_dmaahb1_mmc0ahb1_mmc1ahb1_mmc2ahb1_nandahb1_sdramahb1_hstimerahb1_spi0ahb1_spi1ahb1_otgahb1_ehciahb1_ohciahb1_veahb1_lcdahb1_csiahb1_beahb1_feahb1_gpuahb1_spinlockahb1_drc  clk@01c20068#2allwinner,sun8i-a23-apb1-gates-clkhc  .apb1_codecapb1_pioapb1_daudio0apb1_daudio1clk@01c200582allwinner,sun4i-a10-apb1-clkXcapb2  clk@01c2006c#2allwinner,sun8i-a23-apb2-gates-clklc  Uapb2_i2c0apb2_i2c1apb2_i2c2apb2_uart0apb2_uart1apb2_uart2apb2_uart3apb2_uart4clk@01c200882allwinner,sun4i-a10-mmc-clk cmmc0mmc0_outputmmc0_sampleclk@01c2008c2allwinner,sun4i-a10-mmc-clk cmmc1mmc1_outputmmc1_sampleclk@01c200902allwinner,sun4i-a10-mmc-clk cmmc2mmc2_outputmmc2_sampleclk@01c200cc2allwinner,sun8i-a23-usb-clkc2usb_phy0usb_phy1usb_hsicusb_hsic_12Musb_ohci0pll11_clk 2fixed-clockpll11  clk@01c2015c2allwinner,sun8i-a23-mbus-clk\c mbussoc@01c00000 2simple-bus=dma-controller@01c020002allwinner,sun8i-a23-dma  2c &mmc@01c0f0002allwinner,sun5i-a13-mmc c 1ahbmmcoutputsample=ahb <jokayIdefaultWamwmmc@01c100002allwinner,sun5i-a13-mmc c 1ahbmmcoutputsample =ahb = jdisabledmmc@01c110002allwinner,sun5i-a13-mmc c 1ahbmmcoutputsample =ahb >jokayIdefaultWamusb@01c1a000&2allwinner,sun8i-a23-ehcigeneric-ehci Hc usbjokayusb@01c1a400&2allwinner,sun8i-a23-ohcigeneric-ohci Ic usbjokaypinctrl@01c20800c2allwinner,sun8i-a33-pinctrluart0@0PF2PF4uart0 mmc0@0PF0PF1PF2PF3PF4PF5mmc0 mmc1@0PG0PG1PG2PG3PG4PG5mmc1 mmc2_8bit.PC5PC6PC8PC9PC10PC11PC12PC13PC14PC15mmc2 i2c0@0PH2PH3i2c0 i2c1@0PH4PH5i2c1 i2c2@0 PE12PE13i2c2 uart0@1PB0PB1uart0 ahci_pwr_pin@0PB8 gpio_out $$usb0_vbus_pin@0PB9 gpio_out %%usb1_vbus_pin@0PH6 gpio_out &&usb2_vbus_pin@0PH3 gpio_out ''mmc0_cd_pin@0PB4gpio_in reset@01c202c0 2allwinner,sun6i-a31-clock-reset reset@01c202d0 2allwinner,sun6i-a31-clock-resetreset@01c202d8 2allwinner,sun6i-a31-clock-resettimer@01c20c002allwinner,sun4i-a10-timer cwatchdog@01c20ca02allwinner,sun6i-a31-wdt  lradc@01c228002allwinner,sun4i-a10-lradc-keys( jokay,button@200 8Volume Up>sIQ#button@400 8Volume Down>rIQbutton@6008Home>fIQ 'serial@01c280002snps,dw-apb-uart€ YccpurxtxjokayIdefaultWserial@01c284002snps,dw-apb-uart„ Yccpurxtx jdisabledserial@01c288002snps,dw-apb-uartˆ Yccpurxtx jdisabledserial@01c28c002snps,dw-apb-uartŒ Yccp  urxtx jdisabledserial@01c290002snps,dw-apb-uart Yccp  urxtx jdisabledi2c@01c2ac002allwinner,sun6i-a31-i2c¬ c jdisabledi2c@01c2b0002allwinner,sun6i-a31-i2c° c jdisabledi2c@01c2b4002allwinner,sun6i-a31-i2c´ c jdisabledinterrupt-controller@01c81000%2arm,cortex-a7-gicarm,cortex-a15-gic  @ `   rtc@01f000002allwinner,sun6i-a31-rtcT()prcm@01f014002allwinner,sun8i-a23-prcmar100_clk2fixed-factor-clockcar100ahb0_clk2fixed-factor-clockcahb0apb0_clk2allwinner,sun8i-a23-apb0-clkcapb0  apb0_gates_clk#2allwinner,sun8i-a23-apb0-gates-clkc 0apb0_pioapb0_timerapb0_rsbapb0_uartapb0_i2c!!apb0_rst 2allwinner,sun6i-a31-clock-reset""cpucfg@01f01c002allwinner,sun8i-a23-cpuconfigserial@01f028002snps,dw-apb-uart( &Ycc!" jdisabledpinctrl@01f02c002allwinner,sun8i-a23-r-pinctrl, -c!"r_uart@0PL2PL3s_uart usb@01c190002allwinner,sun8i-a33-musbc  Gmcusb jdisabledphy@01c194002allwinner,sun8i-a33-usb-phyphy_ctrlpmu1c 1usb0_phyusb1_phy=usb0_resetusb1_resetjokay#ahci-5v2regulator-fixedIdefaultW$ahci-5vLK@LK@"5 jdisabledusb0-vbus2regulator-fixedIdefaultW% usb0-vbusLK@LK@"5  jdisabledusb1-vbus2regulator-fixedIdefaultW& usb1-vbusLK@LK@"5 jdisabledusb2-vbus2regulator-fixedIdefaultW' usb2-vbusLK@LK@"5 jdisabledvcc3v02regulator-fixedvcc3v0--vcc3v32regulator-fixedvcc3v32Z2Zvcc5v02regulator-fixedvcc5v0LK@LK@## #address-cells#size-cellsinterrupt-parentmodelcompatiblerangesstdout-pathallwinner,pipelineclocksstatusserial0device_typereginterruptsclock-frequencyarm,cpu-registers-not-fw-configuredenable-method#clock-cellsclock-output-nameslinux,phandleclock-indices#reset-cellsresets#dma-cellsclock-namesreset-namespinctrl-namespinctrl-0vmmc-supplybus-widthcd-gpioscd-invertednon-removablephysphy-namesgpio-controllerinterrupt-controller#interrupt-cells#gpio-cellsallwinner,pinsallwinner,functionallwinner,driveallwinner,pullvref-supplylabellinux,codechannelvoltagereg-shiftreg-io-widthdmasdma-namesclock-divclock-multinterrupt-namesextconreg-names#phy-cellsusb1_vbus-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-boot-onenable-active-highgpio