@84X( 4 'ti,dra7-evmti,dra742ti,dra74ti,dra7& 7TI DRA742chosenaliases=/ocp/i2c@48070000B/ocp/i2c@48072000G/ocp/i2c@48060000L/ocp/i2c@4807a000Q/ocp/i2c@4807c000V/ocp/serial@4806a000^/ocp/serial@4806c000f/ocp/serial@48020000n/ocp/serial@4806e000v/ocp/serial@48066000~/ocp/serial@48068000/ocp/serial@48420000/ocp/serial@48422000/ocp/serial@48424000/ocp/serial@4ae2b000&/ocp/ethernet@48484000/slave@48480200&/ocp/ethernet@48484000/slave@48480300/ocp/can@481cc000/ocp/can@481d0000/ocp/qspi@4b300000memorymemoryـ`timerarm,armv7-timer0   &interrupt-controller@48211000arm,cortex-a15-gic H!H! H!@ H!`   &interrupt-controller@48281000&ti,omap5-wugen-mputi,omap4-wugen-mpuH(&socti,omap-inframpu ti,omap5-mpumpuocpti,dra7-l3-nocsimple-bus&l3_main_1l3_main_2DE - l4@4a000000ti,dra7-l4-cfgsimple-bus &J"scm@2000ti,dra7-scm-coresimple-bus  & scm_conf@0sysconsimple-bus &pbias_regulatorti,pbias-dra7ti,pbias-omapApbias_mmc_omap5Hpbias_mmc_omap5Ww@o-clocksdss_deshdcp_clkti,gate-clockXpinmux@1400ti,dra7-padconfpinctrl-singleh ?defaultpinmux_vtt_pinpinmux_i2c1_pinspinmux_i2c2_pins pinmux_i2c3_pins  pinmux_mcspi1_pins0   pinmux_mcspi2_pins    pinmux_uart1_pins   pinmux_uart2_pins pinmux_uart3_pinsH L pinmux_qspi1_pinsPLPtx|pinmux_usb1_pins pinmux_usb2_pins nand_flash_x16  $(,048<cpsw_defaultPTX\`dhlptx|cpsw_sleepPTX\`dhlptx|davinci_mdio_default<@davinci_mdio_sleep<@dcan1_pins_defaultdcan1_pins_sleeppinmux_atl_pinspinmux_mcasp3_pins $(,0pinmux_mcasp3_sleep_pins $(,0scm_conf@1c04syscon cm_core_aon@5000ti,dra7-cm-core-aonP clocksatl_clkin0_ckti,dra7-atl-clock88atl_clkin1_ckti,dra7-atl-clock77atl_clkin2_ckti,dra7-atl-clock66atl_clkin3_ckti,dra7-atl-clock55hdmi_clkin_ck fixed-clock&&mlb_clkin_ck fixed-clockmlbp_clkin_ck fixed-clockpciesref_acs_clk_ck fixed-clockOOref_clkin0_ck fixed-clock::ref_clkin1_ck fixed-clock;;ref_clkin2_ck fixed-clock<<ref_clkin3_ck fixed-clock==rmii_clk_ck fixed-clocksdvenc_clkin_ck fixed-clocksecure_32k_clk_src_ck fixed-clocksys_32k_ck fixed-clockEEvirt_12000000_ck fixed-clockssvirt_13000000_ck fixed-clock]@virt_16800000_ck fixed-clockYuuvirt_19200000_ck fixed-clock$vvvirt_20000000_ck fixed-clock1-ttvirt_26000000_ck fixed-clockwwvirt_27000000_ck fixed-clockxxvirt_38400000_ck fixed-clockIyysys_clkin2 fixed-clockX99usb_otg_clkin_ck fixed-clockvideo1_clkin_ck fixed-clock//video1_m2_clkin_ck fixed-clock%%video2_clkin_ck fixed-clock00video2_m2_clkin_ck fixed-clock$$dpll_abe_ckti,omap4-dpll-m4xen-clock   dpll_abe_x2_ckti,omap4-dpll-x2-clock   dpll_abe_m2x2_ckti,divider-clock *<S  abe_clkti,divider-clock j{{dpll_abe_m2_ckti,divider-clock *<Sdddpll_abe_m3x2_ckti,divider-clock *<Sdpll_core_byp_mux ti,mux-clock ,dpll_core_ckti,omap4-dpll-core-clock  $,(dpll_core_x2_ckti,omap4-dpll-x2-clockdpll_core_h12x2_ckti,divider-clock?*<<Smpu_dpll_hs_clk_divfixed-factor-clockdpll_mpu_ckti,omap5-mpu-dpll-clock `dlhdpll_mpu_m2_ckti,divider-clock*p<Smpu_dclk_divfixed-factor-clockdsp_dpll_hs_clk_divfixed-factor-clockdpll_dsp_byp_mux ti,mux-clock @dpll_dsp_ckti,omap4-dpll-clock 48@<dpll_dsp_m2_ckti,divider-clock*D<S}}iva_dpll_hs_clk_divfixed-factor-clockdpll_iva_byp_mux ti,mux-clock dpll_iva_ckti,omap4-dpll-clock dpll_iva_m2_ckti,divider-clock*<Siva_dclkfixed-factor-clockdpll_gpu_byp_mux ti,mux-clock dpll_gpu_ckti,omap4-dpll-clock dpll_gpu_m2_ckti,divider-clock*<Siidpll_core_m2_ckti,divider-clock*0<Score_dpll_out_dclk_divfixed-factor-clockdpll_ddr_byp_mux ti,mux-clock   dpll_ddr_ckti,omap4-dpll-clock !!dpll_ddr_m2_ckti,divider-clock!* <S~~dpll_gmac_byp_mux ti,mux-clock ""dpll_gmac_ckti,omap4-dpll-clock "##dpll_gmac_m2_ckti,divider-clock#*<Sffvideo2_dclk_divfixed-factor-clock$video1_dclk_divfixed-factor-clock%hdmi_dclk_divfixed-factor-clock&per_dpll_hs_clk_divfixed-factor-clockSSusb_dpll_hs_clk_divfixed-factor-clockWWeve_dpll_hs_clk_divfixed-factor-clock''dpll_eve_byp_mux ti,mux-clock '((dpll_eve_ckti,omap4-dpll-clock ())dpll_eve_m2_ckti,divider-clock)*<S**eve_dclk_divfixed-factor-clock*dpll_core_h13x2_ckti,divider-clock?*@<Sdpll_core_h14x2_ckti,divider-clock?*D<Sggdpll_core_h22x2_ckti,divider-clock?*T<S11dpll_core_h23x2_ckti,divider-clock?*X<Srrdpll_core_h24x2_ckti,divider-clock?*\<Sdpll_ddr_x2_ckti,omap4-dpll-x2-clock!++dpll_ddr_h11x2_ckti,divider-clock+?*(<Sdpll_dsp_x2_ckti,omap4-dpll-x2-clock,,dpll_dsp_m3x2_ckti,divider-clock,*H<Sdpll_gmac_x2_ckti,omap4-dpll-x2-clock#--dpll_gmac_h11x2_ckti,divider-clock-?*<S..dpll_gmac_h12x2_ckti,divider-clock-?*<Sdpll_gmac_h13x2_ckti,divider-clock-?*<Sdpll_gmac_m3x2_ckti,divider-clock-*<Sgmii_m_clk_divfixed-factor-clock.hdmi_clk2_divfixed-factor-clock&CChdmi_div_clkfixed-factor-clock&IIl3_iclk_divti,divider-clockjl4_root_clk_divfixed-factor-clockvideo1_clk2_divfixed-factor-clock/AAvideo1_div_clkfixed-factor-clock/GGvideo2_clk2_divfixed-factor-clock0BBvideo2_div_clkfixed-factor-clock0HHipu1_gfclk_mux ti,mux-clock 1 mcasp1_ahclkr_mux ti,mux-clock823456789:;<=>?Pmcasp1_ahclkx_mux ti,mux-clock823456789:;<=>?Pmcasp1_aux_gfclk_mux ti,mux-clock@ABCPtimer5_gfclk_mux ti,mux-clock0DE9:;<=FGHIJXtimer6_gfclk_mux ti,mux-clock0DE9:;<=FGHIJ`timer7_gfclk_mux ti,mux-clock0DE9:;<=FGHIJhtimer8_gfclk_mux ti,mux-clock0DE9:;<=FGHIJpuart6_gfclk_mux ti,mux-clockKLdummy_ck fixed-clockclockdomainscm_core@8000ti,dra7-cm-core0clocksdpll_pcie_ref_ckti,omap4-dpll-clock  MMdpll_pcie_ref_m2ldo_ckti,divider-clockM*<SNNapll_pcie_in_clk_mux@4ae06118 ti,mux-clockNOPPapll_pcie_ckti,dra7-apll-clockPM QQoptfclk_pciephy1_32khz@4a0093b0ti,gate-clockEoptfclk_pciephy2_32khz@4a0093b8ti,gate-clockEoptfclk_pciephy_div@4a00821cti,divider-clockQRRoptfclk_pciephy1_clk@4a0093b0ti,gate-clockQ optfclk_pciephy2_clk@4a0093b8ti,gate-clockQ optfclk_pciephy1_div_clk@4a0093b0ti,gate-clockR optfclk_pciephy2_div_clk@4a0093b8ti,gate-clockR apll_pcie_clkvcoldofixed-factor-clockQapll_pcie_clkvcoldo_divfixed-factor-clockQapll_pcie_m2_ckfixed-factor-clockQdpll_per_byp_mux ti,mux-clock SLTTdpll_per_ckti,omap4-dpll-clock T@DLHUUdpll_per_m2_ckti,divider-clockU*P<SVVfunc_96m_aon_dclk_divfixed-factor-clockVdpll_usb_byp_mux ti,mux-clock WXXdpll_usb_ckti,omap4-dpll-j-type-clock XYYdpll_usb_m2_ckti,divider-clockY*<S\\dpll_pcie_ref_m2_ckti,divider-clockM*<Sdpll_per_x2_ckti,omap4-dpll-x2-clockUZZdpll_per_h11x2_ckti,divider-clockZ?*X<S[[dpll_per_h12x2_ckti,divider-clockZ?*\<S__dpll_per_h13x2_ckti,divider-clockZ?*`<Sppdpll_per_h14x2_ckti,divider-clockZ?*d<Shhdpll_per_m2x2_ckti,divider-clockZ*P<SLLdpll_usb_clkdcoldofixed-factor-clockY^^func_128m_clkfixed-factor-clock[kkfunc_12m_fclkfixed-factor-clockLfunc_24m_clkfixed-factor-clockV44func_48m_fclkfixed-factor-clockLKKfunc_96m_fclkfixed-factor-clockLl3init_60m_fclkti,divider-clock\clkout2_clkti,gate-clock]l3init_960m_gfclkti,gate-clock^ccdss_32khz_clkti,gate-clockE  dss_48mhz_clkti,gate-clockK  dss_dss_clkti,gate-clock_ dss_hdmi_clkti,gate-clock`  dss_video1_clkti,gate-clocka  dss_video2_clkti,gate-clockb  gpio2_dbclkti,gate-clockE`gpio3_dbclkti,gate-clockEhgpio4_dbclkti,gate-clockEpgpio5_dbclkti,gate-clockExgpio6_dbclkti,gate-clockEgpio7_dbclkti,gate-clockEgpio8_dbclkti,gate-clockEmmc1_clk32kti,gate-clockE(mmc2_clk32kti,gate-clockE0mmc3_clk32kti,gate-clockE mmc4_clk32kti,gate-clockE(sata_ref_clkti,gate-clock usb_otg_ss1_refclk960mti,gate-clockcusb_otg_ss2_refclk960mti,gate-clockc@usb_phy1_always_on_clk32kti,gate-clockE@usb_phy2_always_on_clk32kti,gate-clockEusb_phy3_always_on_clk32kti,gate-clockEatl_dpll_clk_mux ti,mux-clockE/0& eeatl_gfclk_mux ti,mux-clock de gmac_gmii_ref_clk_divti,divider-clockfgmac_rft_clk_mux ti,mux-clock/0d&gpu_core_gclk_mux ti,mux-clock ghi gpu_hyd_gclk_mux ti,mux-clock ghi l3instr_ts_gclk_divti,divider-clockjP  mcasp2_ahclkr_mux ti,mux-clock823456789:;<=>?`mcasp2_ahclkx_mux ti,mux-clock823456789:;<=>?`mcasp2_aux_gfclk_mux ti,mux-clock@ABC`mcasp3_ahclkx_mux ti,mux-clock823456789:;<=>?hmcasp3_aux_gfclk_mux ti,mux-clock@ABChmcasp4_ahclkx_mux ti,mux-clock823456789:;<=>?mcasp4_aux_gfclk_mux ti,mux-clock@ABCmcasp5_ahclkx_mux ti,mux-clock823456789:;<=>?xmcasp5_aux_gfclk_mux ti,mux-clock@ABCxmcasp6_ahclkx_mux ti,mux-clock823456789:;<=>?mcasp6_aux_gfclk_mux ti,mux-clock@ABCmcasp7_ahclkx_mux ti,mux-clock823456789:;<=>?mcasp7_aux_gfclk_mux ti,mux-clock@ABCmcasp8_ahclk_mux ti,mux-clock823456789:;<=>?mcasp8_aux_gfclk_mux ti,mux-clock@ABCmmc1_fclk_mux ti,mux-clockkL(llmmc1_fclk_divti,divider-clockl(jmmc2_fclk_mux ti,mux-clockkL0mmmmc2_fclk_divti,divider-clockm0jmmc3_gfclk_mux ti,mux-clockKL nnmmc3_gfclk_divti,divider-clockn jmmc4_gfclk_mux ti,mux-clockKL(oommc4_gfclk_divti,divider-clocko(jqspi_gfclk_mux ti,mux-clockkp8qqqspi_gfclk_divti,divider-clockq8jtimer10_gfclk_mux ti,mux-clock,DE9:;<=FGHI(timer11_gfclk_mux ti,mux-clock,DE9:;<=FGHI0timer13_gfclk_mux ti,mux-clock,DE9:;<=FGHItimer14_gfclk_mux ti,mux-clock,DE9:;<=FGHItimer15_gfclk_mux ti,mux-clock,DE9:;<=FGHItimer16_gfclk_mux ti,mux-clock,DE9:;<=FGHI0timer2_gfclk_mux ti,mux-clock,DE9:;<=FGHI8timer3_gfclk_mux ti,mux-clock,DE9:;<=FGHI@timer4_gfclk_mux ti,mux-clock,DE9:;<=FGHIHtimer9_gfclk_mux ti,mux-clock,DE9:;<=FGHIPuart1_gfclk_mux ti,mux-clockKL@uart2_gfclk_mux ti,mux-clockKLHuart3_gfclk_mux ti,mux-clockKLPuart4_gfclk_mux ti,mux-clockKLXuart5_gfclk_mux ti,mux-clockKLpuart7_gfclk_mux ti,mux-clockKLuart8_gfclk_mux ti,mux-clockKLuart9_gfclk_mux ti,mux-clockKLvip1_gclk_mux ti,mux-clockr vip2_gclk_mux ti,mux-clockr(vip3_gclk_mux ti,mux-clockr0clockdomainscoreaon_clkdmti,clockdomainYl4@4ae00000ti,dra7-l4-wkupsimple-bus &Jcounter@4000ti,omap-counter32k@@ counter_32kprm@6000 ti,dra7-prm`0 clockssys_clkin1 ti,mux-clockstuvwxy<  abe_dpll_sys_clk_mux ti,mux-clock 9zzabe_dpll_bypass_clk_mux ti,mux-clockzE  abe_dpll_clk_mux ti,mux-clockzE abe_24m_fclkti,divider-clock 22aess_fclkti,divider-clock{x||abe_giclk_divti,divider-clock|tFFabe_lp_clk_divti,divider-clock  abe_sys_clk_divti,divider-clock  33adc_gfclk_mux ti,mux-clock  9Esys_clk1_dclk_divti,divider-clock @jsys_clk2_dclk_divti,divider-clock9@jper_abe_x1_dclk_divti,divider-clockd@jdsp_gclk_divti,divider-clock}@jgpu_dclkti,divider-clocki@jemif_phy_dclk_divti,divider-clock~@jgmac_250m_dclk_divti,divider-clockf@jl3init_480m_dclk_divti,divider-clock\@jusb_otg_dclk_divti,divider-clock@jsata_dclk_divti,divider-clock @jpcie2_dclk_divti,divider-clock@jpcie_dclk_divti,divider-clock@jemu_dclk_divti,divider-clock @jsecure_32k_dclk_divti,divider-clock@jclkoutmux0_clk_mux ti,mux-clockXXJJclkoutmux1_clk_mux ti,mux-clockX\clkoutmux2_clk_mux ti,mux-clockX`]]custefuse_sys_gfclk_divfixed-factor-clock eve_clk ti,mux-clock*hdmi_dpll_clk_mux ti,mux-clock 9d``mlb_clkti,divider-clock@4j>>mlbp_clkti,divider-clock@0j??per_abe_x1_gfclk2_divti,divider-clockd@8j@@timer_sys_clk_divti,divider-clock DDDvideo1_dpll_clk_mux ti,mux-clock 9haavideo2_dpll_clk_mux ti,mux-clock 9lbbwkupaon_iclk_mux ti,mux-clock jjgpio1_dbclkti,gate-clockE8dcan1_sys_clk_mux ti,mux-clock 9timer1_gfclk_mux ti,mux-clock,DE9:;<=FGHI@uart10_gfclk_mux ti,mux-clockKLclockdomainsaxi@0 simple-bus&QQ0 pcie@51000000 ti,dra7-pcieQ Q L rc_dbicsti_confconfigpci0&0 00pcie1 pcie-phy0`interrupt-controlleraxi@1 simple-bus&QQ00 disabledpcie@51000000 ti,dra7-pcieQ Q L rc_dbicsti_confconfigcdpci0&0000pcie2 pcie-phy0`interrupt-controllerbandgap@4a0021e00J! J#, J#,J#txrxokay/ 9mmc@480b4000ti,omap4-hsmmcH @ Qmmc2/0txrxokay/mmc@480ad000ti,omap4-hsmmcH  Ymmc3MNtxrx disabledmmc@480d1000ti,omap4-hsmmcH  [mmc49:txrx disabledmmu@40d01000ti,dra7-dsp-iommu@  mmu0_dsp1BO disabledmmu@40d02000ti,dra7-dsp-iommu@   mmu1_dsp1BO disabledmmu@58882000ti,dra7-iommuX   mmu_ipu1Bc disabledmmu@55082000ti,dra7-iommuU   mmu_ipu2Bc disabledregulator-abb-mpu ti,abb-v3Habb_mpu y2(J}J}J`J; JXDsetup-addresscontrol-addressint-addressefuse-addressldo-addressH,@vregulator-abb-ivahd ti,abb-v3 Habb_ivahd y2(J~4J~$J`J% J$pDsetup-addresscontrol-addressint-addressefuse-addressldo-address@H0regulator-abb-dspeve ti,abb-v3 Habb_dspeve y2(J~0J~ J`J% J$lDsetup-addresscontrol-addressint-addressefuse-addressldo-address H0regulator-abb-gpu ti,abb-v3Habb_gpu y2(J}J}J`J; JTDsetup-addresscontrol-addressint-addressefuse-addressldo-addressHvspi@48098000ti,omap4-mcspiH  <mcspi1@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3okaydefaultspi@4809a000ti,omap4-mcspiH  =mcspi2 +,-.tx0rx0tx1rx1okaydefaultspi@480b8000ti,omap4-mcspiH  Vmcspi3tx0rx0 disabledspi@480ba000ti,omap4-mcspiH  +mcspi4FGtx0rx0 disabledqspi@4b300000ti,dra7xxx-qspiK0\qspi_baseqspi_mmapXqspi fck Wokaydefaultlm25p80@0 s25fl256s1l*;LUpartition@0 ^QSPI.SPLpartition@1^QSPI.SPL.backup1partition@2^QSPI.SPL.backup2partition@3^QSPI.SPL.backup3partition@4 ^QSPI.u-bootpartition@5^QSPI.u-boot-spl-ospartition@6^QSPI.u-boot-envpartition@7^QSPI.u-boot-env.backup1partition@8 ^QSPI.kernelpartition@9^QSPI.file-systembcontrol-phy@4a002374ti,control-phy-pipe3J#tpower  sysclkocp2scp@4a090000ti,omap-ocp2scp&J  ocp2scp3phy@4A096000ti,phy-pipe3-sataJ `J ddJ h@phy_rxphy_txpll_ctrld  sysclkrefclkppciephy@4a094000ti,phy-pipe3-pcieJ @J Ddphy_rxphy_txdMNR4 dpll_refdpll_ref_m2wkupclkrefclkdiv-clkphy-divpciephy@4a095000ti,phy-pipe3-pcieJ PJ Tdphy_rxphy_txdMNR4 dpll_refdpll_ref_m2wkupclkrefclkdiv-clkphy-div disabledsata@4a141100snps,dwc-ahciJJ 1 sata-physatacontrol-phy@0x4a003c40ti,control-phy-pcieJ<@J<J<4powercontrol_smapcie_pcs  sysclkcontrol-pcie@0x4a003c44ti,control-phy-pcieJ