Ð þíG;8Bè(SB°Altera SOCFPGA VT!altr,socfpga-vtaltr,socfpgaaliases,/soc/ethernet@ff7000006/soc/ethernet@ff702000@/soc/serial0@ffc02000H/soc/serial1@ffc03000P/soc/timer0@ffc08000W/soc/timer1@ffc09000^/soc/timer2@ffd00000e/soc/timer3@ffd01000cpuslaltr,socfpga-smpcpu@0!arm,cortex-a9zcpu†Š›¡cpu@1!arm,cortex-a9zcpu†Š›¡pmu@ff111000!arm,cortex-a9-pmu©º°±Å†ÿÿ0intc@fffed000!arm,cortex-a9-gicØé†ÿþÐÿþÁ›¡soc !simple-buszsoc©þamba !simple-busþpdma@ffe01000!arm,pl330arm,primecell†ÿà`ºhijklmno , 3apb_pclk›0¡0base_fpga_region !fpga-region?can@ffc00000 !bosch,d_can†ÿÀ0ºƒ„…†, Hdisabledcan@ffc01000 !bosch,d_can†ÿÀ0º‡ˆ‰Š, Hdisabledclkmgr@ffd04000 !altr,clk-mgr†ÿÐ@clocksosc1O !fixed-clock\˜–€› ¡ osc2O !fixed-clock› ¡ f2s_periph_ref_clkO !fixed-clock› ¡ f2s_sdram_ref_clkO !fixed-clock›¡main_pll@40O!altr,socfpga-pll-clock, †@› ¡ mpuclk@48O!altr,socfpga-perip-clk,  là †H›¡mainclk@4cO!altr,socfpga-perip-clk,  lä †L›¡dbg_base_clk@50O!altr,socfpga-perip-clk,  lè †P›¡main_qspi_clk@54O!altr,socfpga-perip-clk, †T›¡main_nand_sdmmc_clk@58O!altr,socfpga-perip-clk, †X›¡cfg_h2f_usr0_clk@5cO!altr,socfpga-perip-clk, †\›¡periph_pll@80O!altr,socfpga-pll-clock , †€› ¡ emac0_clk@88O!altr,socfpga-perip-clk, †ˆ›¡emac1_clk@8cO!altr,socfpga-perip-clk, †Œ›¡per_qsi_clk@90O!altr,socfpga-perip-clk, †›¡per_nand_mmc_clk@94O!altr,socfpga-perip-clk, †”›¡per_base_clk@98O!altr,socfpga-perip-clk, †˜›¡h2f_usr1_clk@9cO!altr,socfpga-perip-clk, †œ›¡sdram_pll@c0O!altr,socfpga-pll-clock , †À›¡ddr_dqs_clk@c8O!altr,socfpga-perip-clk,†È›¡ddr_2x_dqs_clk@ccO!altr,socfpga-perip-clk,†Ì› ¡ ddr_dq_clk@d0O!altr,socfpga-perip-clk,†Ð›!¡!h2f_usr2_clk@d4O!altr,socfpga-perip-clk,†Ô›"¡"mpu_periph_clkO!altr,socfpga-perip-clk,t›/¡/mpu_l2_ram_clkO!altr,socfpga-perip-clk,tl4_main_clkO!altr,socfpga-gate-clk,‚`›¡l3_main_clkO!altr,socfpga-perip-clk,tl3_mp_clkO!altr,socfpga-gate-clk, ld‚`›¡l3_sp_clkO!altr,socfpga-gate-clk, ldl4_mp_clkO!altr,socfpga-gate-clk, ld‚`›'¡'l4_sp_clkO!altr,socfpga-gate-clk, ld‚`›(¡(dbg_at_clkO!altr,socfpga-gate-clk, lh‚`›¡dbg_clkO!altr,socfpga-gate-clk, lh‚`dbg_trace_clkO!altr,socfpga-gate-clk, ll‚`dbg_timer_clkO!altr,socfpga-gate-clk,‚`cfg_clkO!altr,socfpga-gate-clk,‚`h2f_user0_clkO!altr,socfpga-gate-clk,‚` emac_0_clkO!altr,socfpga-gate-clk,‚ ›%¡%emac_1_clkO!altr,socfpga-gate-clk,‚ ›&¡&usb_mp_clkO!altr,socfpga-gate-clk,‚  l¤›1¡1spi_m_clkO!altr,socfpga-gate-clk,‚  l¤›.¡.can0_clkO!altr,socfpga-gate-clk,‚  l¤›¡can1_clkO!altr,socfpga-gate-clk,‚  l¤ ›¡gpio_db_clkO!altr,socfpga-gate-clk,‚  l¨h2f_user1_clkO!altr,socfpga-gate-clk,‚ sdmmc_clkO!altr,socfpga-gate-clk , ‚ ‹‡›¡sdmmc_clk_dividedO!altr,socfpga-gate-clk,‚ t›*¡*nand_x_clkO!altr,socfpga-gate-clk , ‚  nand_clkO!altr,socfpga-gate-clk , ‚  t›+¡+qspi_clkO!altr,socfpga-gate-clk , ‚  ›,¡,ddr_dqs_clk_gateO!altr,socfpga-gate-clk,‚Øddr_2x_dqs_clk_gateO!altr,socfpga-gate-clk, ‚Øddr_dq_clk_gateO!altr,socfpga-gate-clk,!‚Øh2f_user2_clkO!altr,socfpga-gate-clk,"‚Øfpga_bridge@ff400000!altr,socfpga-lwhps2fpga-bridge†ÿ@•#a,fpga_bridge@ff500000!altr,socfpga-hps2fpga-bridge†ÿP•#`,fpgamgr@ff706000!altr,socfpga-fpga-mgr†ÿp`ÿ¹ º¯›¡ethernet@ff7000000!altr,socfpga-stmmacsnps,dwmac-3.70asnps,dwmac œ$`†ÿp  ºs¯macirq¿,% 3stmmaceth•#  Ëstmmaceth×ò€Hokay*gmiiethernet@ff7020000!altr,socfpga-stmmacsnps,dwmac-3.70asnps,dwmac œ$`†ÿp  ºx¯macirq¿,& 3stmmaceth•#! Ëstmmaceth×ò€ Hdisabledgpio@ff708000!snps,dw-apb-gpio†ÿp€,' Hdisabledgpio-controller@0!snps,dw-apb-gpio-port3CO†éØ º¤gpio@ff709000!snps,dw-apb-gpio†ÿp,' Hdisabledgpio-controller@0!snps,dw-apb-gpio-port3CO†éØ º¥gpio@ff70a000!snps,dw-apb-gpio†ÿp ,' Hdisabledgpio-controller@0!snps,dw-apb-gpio-port3CO†éØ º¦i2c@ffc04000!snps,designware-i2c†ÿÀ@,( ºž Hdisabledi2c@ffc05000!snps,designware-i2c†ÿÀP,( ºŸ Hdisabledi2c@ffc06000!snps,designware-i2c†ÿÀ`,( º  Hdisabledi2c@ffc07000!snps,designware-i2c†ÿÀp,( º¡ Hdisabledeccmgr!altr,socfpga-ecc-managerþl2-ecc@ffd08140!altr,socfpga-l2-ecc†ÿÐ@º$%ocram-ecc@ffd08144!altr,socfpga-ocram-ecc†ÿÐD])º²³l2-cache@fffef000!arm,pl310-cache†ÿþð º&bp | Œ«ºÎâû&›¡l3regs@0xff800000!altr,l3regssyscon†ÿ€dwmmc0@ff704000!altr,socfpga-dw-mshc†ÿp@ º‹,'*3biuciu Hdisabled:DNXjnand@ff900000!denali,denali-nand-dt†ÿÿ¸{nand_datadenali_reg º…ÿÿÿÿ,+ Hdisabledsram@ffff0000 !mmio-sram†ÿÿ›)¡)spi@ff705000!cdns,qspi-nor†ÿpPÿ  º—Ž€ž®,, Hdisabledrstmgr@ffd05000à !altr,rst-mgr†ÿÐPЛ#¡#snoop-control-unit@fffec000!arm,cortex-a9-scu†ÿþÀsdr@ffc25000!altr,sdr-ctlsyscon†ÿÂP›-¡-sdramedac!altr,sdram-edacã- º'spi@fff00000!snps,dw-apb-ssi†ÿ𠺚ó,. Hdisabledspi@fff01000!snps,dw-apb-ssi†ÿ𠺛ó,. Hdisabledsysmgr@ffd08000!altr,sys-mgrsyscon†ÿЀ@úÿЀ›$¡$timer@fffec600!arm,cortex-a9-twd-timer†ÿþÆ º ,/timer0@ffc08000!snps,dw-apb-timer º§†ÿÀ€,(3timer\jÏÀtimer1@ffc09000!snps,dw-apb-timer º¨†ÿÀ,(3timer\jÏÀtimer2@ffd00000!snps,dw-apb-timer º©†ÿÐ, 3timer\jÏÀtimer3@ffd01000!snps,dw-apb-timer ºª†ÿÐ, 3timer\jÏÀserial0@ffc02000!snps,dw-apb-uart†ÿÀ  º¢ ,(!00&txrx\p€serial1@ffc03000!snps,dw-apb-uart†ÿÀ0 º£ ,(!00&txrx\p€usbphy0!usb-nop-xceivHokay›2¡2usb@ffb00000 !snps,dwc2†ÿ°ÿÿ º},13otg•#"Ëdwc2;2 @usb2-phy Hdisabledusb@ffb40000 !snps,dwc2†ÿ´ÿÿ º€,13otg•##Ëdwc2;2 @usb2-phy Hdisabledwatchdog@ffd02000 !snps,dw-wdt†ÿÐ  º«,  Hdisabledwatchdog@ffd03000 !snps,dw-wdt†ÿÐ0 º¬,  HdisabledchosenJconsole=ttyS0,57600memory@0zmemory†@ #address-cells#size-cellsmodelcompatibleethernet0ethernet1serial0serial1timer0timer1timer2timer3enable-methoddevice_typeregnext-level-cachelinux,phandleinterrupt-parentinterruptsinterrupt-affinity#interrupt-cellsinterrupt-controllerranges#dma-cells#dma-channels#dma-requestsclocksclock-namesfpga-mgrstatus#clock-cellsclock-frequencydiv-regfixed-dividerclk-gateclk-phaseresetsaltr,sysmgr-sysconinterrupt-namesmac-addressreset-namessnps,multicast-filter-binssnps,perfect-filter-entriestx-fifo-depthrx-fifo-depthphy-modegpio-controller#gpio-cellssnps,nr-gpiosiramcache-unifiedcache-levelarm,tag-latencyarm,data-latencyprefetch-dataprefetch-instrarm,shared-overridearm,double-linefillarm,double-linefill-incrarm,double-linefill-wraparm,prefetch-droparm,prefetch-offsetnum-slotsbroken-cdbus-widthcap-mmc-highspeedcap-sd-highspeedreg-namesdma-maskcdns,fifo-depthcdns,fifo-widthcdns,trigger-address#reset-cellsaltr,modrst-offsetaltr,sdr-sysconnum-cscpu1-start-addrreg-shiftreg-io-widthdmasdma-names#phy-cellsphysphy-namesbootargs