Ð þí@ð8<|(tÿÿÿÿ¦ ­disableddevbus-cs1!marvell,mvebu-devbus ¢ð›=ÿÿÿÿ¦ ­disableddevbus-cs2!marvell,mvebu-devbus ¢ð›;ÿÿÿÿ¦ ­disableddevbus-cs3!marvell,mvebu-devbus ¢ð ›7ÿÿÿÿ¦ ­disabledinternal-regs !simple-bus›ðcache-controller@8000!arm,pl310-cache¢€´ÂÎçscu@c000!arm,cortex-a9-scu¢ÀXtimer@c200!arm,cortex-a9-global-timer¢Â  " ¦timer@c600!arm,cortex-a9-twd-timer¢Æ  " ¦interrupt-controller@d000!arm,cortex-a9-gic->¢ÐÁSi2c@11000+!marvell,mv78230-a0-i2cmarvell,mv64xxx-i2c¢  "[覭okayfdefaultti2c@11100+!marvell,mv78230-a0-i2cmarvell,mv64xxx-i2c¢  "[è¦ ­disabledserial@12000!marvell,armada-38x-uart¢ ~ " ˆ¦­okayfdefaulttserial@12100!marvell,armada-38x-uart¢!~ " ˆ¦­okayfdefaulttpinctrl@18000¢€ !marvell,mv88f6820-pinctrlge-rgmii-pins-0D•mpp6mpp7mpp8mpp9mpp10mpp11mpp12mpp13mpp14mpp15mpp16mpp17¢ge0S ge-rgmii-pins-1H•mpp21mpp27mpp28mpp29mpp30mpp31mpp32mpp37mpp38mpp39mpp40mpp41¢ge1i2c-pins-0 •mpp2mpp3¢i2c0Smdio-pins •mpp4mpp5¢geSref-clk-pins-0•mpp45¢refS ref-clk-pins-1•mpp46¢refspi-pins-0•mpp22mpp23mpp24mpp25¢spi0spi-pins-1•mpp56mpp57mpp58mpp59¢spi1Snand-pinsN•mpp22mpp34mpp23mpp33mpp38mpp28mpp40mpp42mpp35mpp36mpp25mpp30mpp32¢devnand-rb•mpp41¢nanduart-pins-0 •mpp0mpp1¢ua0Suart-pins-1 •mpp19mpp20¢ua1Ssdhci-pins<•mpp48mpp49mpp50mpp52mpp53mpp54mpp55mpp57mpp58mpp59¢sd0sata-pins-0•mpp20¢sata0sata-pins-1•mpp19¢sata1sata-pins-2•mpp47¢sata2sata-pins-3•mpp44¢sata3xhci0-vbus-pins•mpp44¢gpioSgpio@18100+!marvell,armada-370-gpiomarvell,orion-gpio¢@À ³gpiopwm½ ÄÔà>-0"5678¦gpio@18140+!marvell,armada-370-gpiomarvell,orion-gpio¢@@È ³gpiopwm½ÄÔà>-0":;<=¦Ssystem-controller@18200M!marvell,armada-380-system-controllermarvell,armada-370-xp-system-controller¢‚clock-gating-control@18220 !marvell,armada-380-gating-clock¢‚ ¦ëS phy@18300!marvell,armada-380-comphy¢ƒphy@0¢øphy@1¢øphy@2¢øphy@3¢øphy@4¢øphy@5¢ømvebu-sar@18600!marvell,armada-380-core-clock¢†ëSmbus-controller@20000!marvell,mbus-controller¢€ PSinterrupt-controller@20a00 !marvell,mpic¢ ÐpX-> "Stimer@203001!marvell,armada-380-timermarvell,armada-xp-timer¢0@0PH    ¦ nbclkfixedwatchdog@20300!marvell,armada-380-wdt¢4‚` ¦ nbclkfixed H@ cpurst@20800!marvell,armada-370-cpu-reset¢mpcore-soc-ctrl@20d20#!marvell,armada-380-mpcore-soc-ctrl¢ lcoherency-fabric@21010$!marvell,armada-380-coherency-fabric¢pmsu@22000!marvell,armada-380-pmsu¢ ethernet@70000!marvell,armada-370-neta¢@H¦ &H­okayfdefaultt ,  0rgmii-id9 HUethernet@30000!marvell,armada-370-neta¢@H ¦ ­okay,0sgmii9 HUethernet@34000!marvell,armada-370-neta¢@@H ¦ ­okay,0sgmii9 HUusb@58000!marvell,orion-ehci¢€ "¦ ­okayxor@60800)!marvell,armada-380-xormarvell,orion-xor¢ ¦ ­okayxor00 "cqxor01 "cq|xor@60900)!marvell,armada-380-xormarvell,orion-xor¢  ¦ ­okayxor10 "Acqxor11 "Bcq|mdio@72004!marvell,orion-mdio¢ ¦ fdefaulttethernet-phy@1¢S ethernet-phy@4¢Sethernet-phy@6¢Scrypto@90000!marvell,armada-38x-crypto¢ ³regs" ¦    cesa0cesa1cesaz0cesaz1ŠŸrtc@a3800!marvell,armada-380-rtc¢ 8 „   ³rtcrtc-soc "sata@a8000!marvell,armada-380-ahci¢ €  "¦  ­disabledbm@c8000!marvell,armada-380-neta-bm¢ €¬¦ ¸­okayS sata@e0000!marvell,armada-380-ahci¢  "¦  ­disabledclock@e4250!!marvell,armada-380-corediv-clock¢BP ë¦ÅnandSthermal@e8078!marvell,armada380-thermal¢@x@p­okaynand-controller@d0000"!marvell,armada370-nand-controller¢ T "T¦­okaynand@0¢Øpxa3xx_nand-0Þæø partitions!fixed-partitionspartition@0ØU-Boot¢€partition@800000ØuImage¢€@partition@c00000ØRoot¢À?@sdhci@d8000!marvell,armada-380-sdhci³sdhcimbusconf-sdio3¢ € À„T "¦ ' ­disabledusb3@f0000!marvell,armada-380-xhci¢@@@ "¦ ­okay=usb3@f8000!marvell,armada-380-xhci¢€@À@ "¦  ­disabledsa-sram0 !mmio-sram ¢ ¦ › Ssa-sram1 !mmio-sram ¢ ¦ › Sbm-bppi !mmio-sram ¢ › ¦ E­okaySspi@10600)!marvell,armada-380-spimarvell,orion-spi ¢ðPR "¦ ­disabledspi@10680)!marvell,armada-380-spimarvell,orion-spi ¢ð€PR "?¦­okayfdefaulttspi-flash@0!st,m25p128jedec,spi-nor¢]7ù€pcie!marvell,armada-370-pcie­okayopci{†ÿP›‚ð ‚ð ‚@ð@ ‚€ð€ ‚èà‚èà‚ØЂ¸°pcie@1,0opci‚ ¢-@›‚‚†ÿ£ ¶ÄÖ¦ ­okaypcie@2,0opci‚ ¢-@›‚‚†ÿ£ ¶!ÄÖ¦ ­okaypcie@3,0opci‚@ ¢-@›‚‚†ÿ£ ¶FÄÖ¦ ­okaypcie@4,0opci‚€ ¢ -@›‚‚†ÿ£ ¶GÄÖ¦  ­disabledclocksmainpll !fixed-clockëè;šÊSoscillator !fixed-clockëè}x@Scpusømarvell,armada-380-smpcpu@0ocpu!arm,cortex-a9¢cpu@1ocpu!arm,cortex-a9¢chosenserial1:115200n8memoryomemory¢€usb3_phy!usb-nop-xceivøSxhci0-vbus!regulator-fixedfdefaultt xhci0-vbus,LK@DLK@\ o S #address-cells#size-cellsmodelcompatiblegpio0gpio1serial0serial1interrupts-extendedcontrollerinterrupt-parentpcie-mem-aperturepcie-io-aperturerangesregclocksstatuscache-unifiedcache-levelarm,double-linefill-incrarm,double-linefill-wraparm,double-linefillprefetch-datainterrupts#interrupt-cellsinterrupt-controllerphandletimeout-mspinctrl-namespinctrl-0reg-shiftreg-io-widthmarvell,pinsmarvell,functionreg-namesngpiosgpio-controller#gpio-cells#pwm-cells#clock-cells#phy-cellsmsi-controllerclock-namestx-csum-limitphyphy-modebuffer-managerbm,pool-longbm,pool-shortdmacap,memcpydmacap,xordmacap,memsetmarvell,crypto-sramsmarvell,crypto-sram-sizeinternal-memclock-output-nameslabelnand-rbnand-on-flash-bbtnand-ecc-strengthnand-ecc-step-sizeread-onlymrvl,clk-delay-cyclesusb-phyno-memory-wccell-indexspi-max-frequencydevice_typemsi-parentbus-rangeassigned-addressesinterrupt-map-maskinterrupt-mapmarvell,pcie-portmarvell,pcie-laneclock-frequencyenable-methodstdout-pathvcc-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltenable-active-highgpio