'Y8$(I# ,NXP i.MX7ULP EVK2fsl,imx7ulp-evkfsl,imx7ulpaliases=/bus@40800000/gpio@40ae0000C/bus@40800000/gpio@40af0000I/bus@40800000/gpio@40b00000O/bus@40800000/gpio@40b10000U/bus@40800000/i2c@40a40000Z/bus@40800000/i2c@40a50000_/bus@40000000/mmc@40370000d/bus@40000000/mmc@40380000i/bus@40000000/serial@402d0000q/bus@40000000/serial@402e0000y/bus@40800000/serial@40a60000/bus@40800000/serial@40a70000/bus@40000000/usb-phy@40350000cpus cpu@02arm,cortex-a7cpuinterrupt-controller@400210002arm,cortex-a7-gic@@ clock-rosc 2fixed-clockrosc clock-sosc 2fixed-clockn6soscclock-sirc 2fixed-clock$sircclock-firc 2fixed-clocklfircclock-upll 2fixed-clock8upllclock-mpll 2fixed-clock8mpllbus@40000000 2simple-bus @crypto@40240000 2fsl,sec-v4.0 @$ @$%  aclkipgjr0@10002fsl,sec-v4.0-job-ring 6jr1@20002fsl,sec-v4.0-job-ring  6serial@402d00002fsl,imx7ulp-lpuart@-  ipg$4)Kn6`okaygdefaultuserial@402e00002fsl,imx7ulp-lpuart@.  ipg$4Kl `disabledpwm@402500002fsl,imx7ulp-pwm@%$4)`okaygdefaultutpm@402600002fsl,imx7ulp-tpm@& % ipgperusb@403300002fsl,imx7ulp-usbfsl,imx6ul-usb@3 (`okaygdefaultu usbmisc@40330200&2fsl,imx7ulp-usbmiscfsl,imx7d-usbmisc@3usb-phy@40350000%2fsl,imx7ulp-usbphyfsl,imx6ul-usbphy@5 ')mmc@40370000#2fsl,imx7ulp-usdhcfsl,imx6sx-usdhc@7 *%$  ipgahbper$4$4>S`okaygdefaultu  c l mmc@40380000#2fsl,imx7ulp-usdhcfsl,imx6sx-usdhc@8 +%$  ipgahbper$4$4>S `disabledclock-controller@403e00002fsl,imx7ulp-scg1@>  roscsoscsircfircupllmpllclock-controller@403f00002fsl,imx7ulp-pcc2@?`%$ )'*+r nic1_bus_clknic1_clkddr_clkapll_pfd2apll_pfd1apll_pfd0upllsosc_bus_clkmpllfirc_bus_clkroscspll_bus_clk$4)clock-controller@404100002fsl,imx7ulp-smc1@A- divcorehsrun_divcoreclock-controller@40b300002fsl,imx7ulp-pcc3@`%$ )'*+r nic1_bus_clknic1_clkddr_clkapll_pfd2apll_pfd1apll_pfd0upllsosc_bus_clkmpllfirc_bus_clkroscspll_bus_clkbus@40800000 2simple-bus @i2c@40a400002fsl,imx7ulp-lpi2c@ $ ipg$4Kl `disabledi2c@40a500002fsl,imx7ulp-lpi2c@ % ipg$4Kl `disabledserial@40a600002fsl,imx7ulp-lpuart@   ipg$4Kl `disabledserial@40a700002fsl,imx7ulp-lpuart@ ! ipg$4Kl `disabledmemory-controller@40ab0000 2fsl,imx7ulp-mmdcfsl,imx6q-mmdc@ pinctrl@40ac00002fsl,imx7ulp-iomuxc1@lpuart4grp(x HLpwm0grpxotg1vbusgrpxotg1idgrp(x48 @4  usdhc0grpxC@CCCC( usdhc0-gpio-rst-grpxgpio@40ae0000 2fsl,imx7ulp-gpiofsl,vf610-gpio@@@ 0   gpioport  gpio@40af0000 2fsl,imx7ulp-gpiofsl,vf610-gpio@@@@ 1   gpioport gpio@40b00000 2fsl,imx7ulp-gpiofsl,vf610-gpio@@@ 2   gpioport@ gpio@40b10000 2fsl,imx7ulp-gpiofsl,vf610-gpio@@@ 3   gpioport` bus@41080000 2simple-bus Asim@410a30002fsl,imx7ulp-simsysconA 0ocotp-ctrl@410a60002fsl,imx7ulp-ocotpsysconA `@chosen/bus@40000000/serial@402d0000memory@60000000memory`@backlight2pwm-backlightP#(d`okayregulator-usb-otg1-vbus2regulator-fixedgdefaultuusb_otg1_vbusLK@LK@ 1 6regulator-vsd-3v32regulator-fixedVSD_3V32Z2Zgdefaultu 16  interrupt-parent#address-cells#size-cellsmodelcompatiblegpio0gpio1gpio2gpio3i2c0i2c1mmc0mmc1serial0serial1serial2serial3usbphy0device_typereg#interrupt-cellsinterrupt-controllerphandleclock-frequencyclock-output-names#clock-cellsrangesclocksclock-namesinterruptsassigned-clocksassigned-clock-parentsassigned-clock-ratesstatuspinctrl-namespinctrl-0#pwm-cellsphysfsl,usbmiscahb-burst-configtx-burst-size-dwordrx-burst-size-dwordvbus-supplysrp-disablehnp-disableadp-disableover-current-active-low#index-cells#phy-cellsbus-widthfsl,tuning-start-tapfsl,tuning-stepcd-gpiosvmmc-supplyfsl,pinsbias-pull-upgpio-controller#gpio-cellsgpio-rangesstdout-pathpwmsbrightness-levelsdefault-brightness-levelregulator-nameregulator-min-microvoltregulator-max-microvoltgpioenable-active-high