Ð þísj8k\(k$),mundoreader,bq-edison2qcrockchip,rk31887BQ Edison2 Quad-Corealiases=/ethernet@10204000G/i2c@2002d000L/i2c@2002f000Q/i2c@20056000V/i2c@2005a000[/i2c@2005e000`/dwmmc@1021c000f/dwmmc@10214000l/dwmmc@10218000r/serial@10124000z/serial@10126000‚/serial@20064000Š/serial@20068000’/spi@20070000—/spi@20074000amba ,simple-busœdma-controller@20018000,arm,pl330arm,primecell£ €@§²½ØÀ ßapb_pclkëXdma-controller@2001c000,arm,pl330arm,primecell£ À@§²½ØÀ ßapb_pclk ódisableddma-controller@20078000,arm,pl330arm,primecell£ €@§²½ØÁ ßapb_pclkëoscillator ,fixed-clockún6 xin24mgpu@10090000",rockchip,rk3188-maliarm,mali-400£ ØÅÅ ßcorebus*Å:õáOxóokayx§ 5Vgpgpmmupp0ppmmu0pp1ppmmu1pp2ppmmu2pp3ppmmu3fl2-cache-controller@10138000,arm,pl310-cache£€t‚ëLscu@1013c000,arm,cortex-a9-scu£Àglobal-timer@1013c200,arm,cortex-a9-global-timer£  § Ø ódisabledlocal-timer@1013c600,arm,cortex-a9-twd-timer£Æ  § Øinterrupt-controller@1013d000,arm,cortex-a9-gicŽ££ÐÁëserial@10124000&,rockchip,rk3188-uartsnps,dw-apb-uart£@ §"´¾ßbaudclkapb_pclkØ@LóokayËdefault Ùbluetooth,brcm,bcm43438-btã„€ í  ËdefaultÙ serial@10126000&,rockchip,rk3188-uartsnps,dw-apb-uart£` §#´¾ßbaudclkapb_pclkØAMóokayËdefaultÙ qos@1012d000,syscon£Ð ë'qos@1012e000,syscon£à ë&qos@1012f000,syscon£ð ë!qos@1012f080,syscon£ð€ ë#qos@1012f100,syscon£ñ ë$qos@1012f180,syscon£ñ€ ë"qos@1012f200,syscon£ò qos@1012f280,syscon£ò€ ë%usb@10180000,rockchip,rk3066-usbsnps,dwc2£ §ØÃßotg"otg*<K€€@@ Z _usb2-phyóokayusb@101c0000 ,snps,dwc2£ §ØÉßotg"hostZ _usb2-phyóokayethernet@10204000,rockchip,rk3188-emac£ @< §iØÄD ßhclkmacrefãdvrmii ódisableddwmmc@10214000,rockchip,rk2928-dw-mshc£!@ §ØÀHßbiuciu„rx-txŽOQ™resetóokay¥¯ÁÒËdefaultÙÝdwmmc@10218000,rockchip,rk2928-dw-mshc£!€ §ØÁIßbiuciu„rx-txŽOR™resetóokay¥Áéÿ Ëdefault Ùwifi@1,brcm,bcm4329-fmac§ Vhost-wake%ËdefaultÙdwmmc@1021c000,rockchip,rk2928-dw-mshc£!À §ØÂJßbiuciu„rx-txŽOS™resetóokay¥¯ ËdefaultÙÝ9 pmu@20004000&,rockchip,rk3066-pmusysconsimple-mfd£ @ëZreboot-mode,syscon-reboot-modeF@MRBÃYRBÃgRBà wRBÃpower-controller!,rockchip,rk3188-power-controllerƒëpd_vio@7£hØÃľ¿ÍÎOÊÐÈÑÉÒ—!"#$%pd_video@6£ ØÎÍØ×—&pd_gpu@8£ØÅ—'grf@20008000,syscon£ €ëi2c@2002d000,rockchip,rk3188-i2c£ Ð §(ißi2cØPóokayËdefaultÙ(ú€accelerometer@29 ,st,lis3de£)§ËdefaultÙ)ž1000-10001®i2c@2002f000,rockchip,rk3188-i2c£ ð §)iØQßi2cóokayËdefaultÙ*ú€tmp108@48 ,ti,tmp108£H+§ËdefaultÙ,¹rtc@51,haoyu,hym8563£Q§ ËdefaultÙ- xin32këibattery@55 ,ti,bq27541£UÏ.ë5pmic@5a,active-semi,act8846£ZËdefaultÙ/0Þ1é1ô1ÿ1 1"1regulatorsREG1.VCC_DDR=O€UO€mREG2.VDD_LOG=B@UO€mREG3.VDD_ARM= YøU™pmëNREG4.VCC_IO=-ÆÀU-ÆÀmëREG5.VDD_10=B@UB@mREG6.VDD_12=O€UO€mREG7 .VCC18_CIF=w@Uw@mREG8.VCCA_33=2Z U2Z mREG9.VCC_TP=2Z U2Z mREG10 .VCCIO_WL=*¹€U*¹€mëREG11.VCC_18=w@Uw@mëCREG12 .VCC28_CIF=*¹€U*¹€mëlcharger@6b ,ti,bq24196£k§Ëdefault Ù2340Ô5¯ë.usb-otg-vbuspwm@20030000,rockchip,rk2928-pwm£ ÂØF ódisabledËdefaultÙ6pwm@20030010,rockchip,rk2928-pwm£ ÂØFóokayËdefaultÙ7ë_watchdog@2004c000 ,rockchip,rk3188-wdtsnps,dw-wdt£ ÀØK §3óokaypwm@20050020,rockchip,rk2928-pwm£  ÂØG ódisabledËdefaultÙ8pwm@20050030,rockchip,rk2928-pwm£ 0ÂØG ódisabledËdefaultÙ9i2c@20056000,rockchip,rk3188-i2c£ ` §*iØRßi2cóokayËdefaultÙ:ú€touchscreen@3e,edt,edt-ft5506£>+§ËdefaultÙ;< ÍÙði2c@2005a000,rockchip,rk3188-i2c£   §+iØSßi2cóokayËdefaultÙ=ú€i2c@2005e000,rockchip,rk3188-i2c£ à §4iØTßi2cóokayËdefaultÙ>ú€codec@1b,realtek,rt5616£ØKßmclk.serial@20064000&,rockchip,rk3188-uartsnps,dw-apb-uart£ @ §$´¾ßbaudclkapb_pclkØBNóokayËdefaultÙ?serial@20068000&,rockchip,rk3188-uartsnps,dw-apb-uart£ € §%´¾ßbaudclkapb_pclkØCOóokayËdefault Ù@ABsaradc@2006c000,rockchip,saradc£ À §?ØGJßsaradcapb_pclkOW ™saradc-apbóokayQCspi@20070000(,rockchip,rk3188-spirockchip,rk3066-spiØEHßspiclkapb_pclk §&£   „txrx ódisabledËdefaultÙDEFGspi@20074000(,rockchip,rk3188-spirockchip,rk3066-spiØFIßspiclkapb_pclk §'£ @  „txrx ódisabledËdefaultÙHIJKcpus]rockchip,rk3066-smpcpu@0kcpu,arm,cortex-a9wL£ˆœ@Ø–MOªNcpu@1kcpu,arm,cortex-a9wL£–MOªNcpu@2kcpu,arm,cortex-a9wL£–MOªNcpu@3kcpu,arm,cortex-a9wL£–MOªNopp_table0,operating-points-v2µëMopp-312000000À˜¾Ç YøÕœ@opp-504000000À nÇHopp-600000000À#ÃFÇ~ðæopp-816000000À0£,Çà˜opp-1008000000À<ÜÇg8opp-1200000000ÀG†ŒÇŒ0opp-1416000000ÀTfrÇÐopp-1608000000À_Ø"Ç™pdisplay-subsystem,rockchip,display-subsystemòOPsram@10080000 ,mmio-sram£€ œ€smp-sram@0,rockchip,rk3066-smp-sram£Pvop@1010c000,rockchip,rk3188-vop£À § ØþÍßaclk_vopdclk_vophclk_vopfOdef ™axiahbdclkóokayportëOendpointøQëcvop@1010e000,rockchip,rk3188-vop£à §ØÄ¿Îßaclk_vopdclk_vophclk_vopfOghi ™axiahbdclkóokayËdefaultÙRSTUVportëPtimer@2000e000,,rockchip,rk3188-timerrockchip,rk3288-timer£ à  §.ØWE ßtimerpclktimer@200380a0,,rockchip,rk3188-timerrockchip,rk3288-timer£ €   §@ØZB ßtimerpclki2s@1011a000(,rockchip,rk3188-i2srockchip,rk3066-i2s£   § ËdefaultÙWXX„txrxßi2s_hclki2s_clkØÆK#.óokaysound@1011e000,,rockchip,rk3188-spdifrockchip,rk3066-spdif£à . ßhclkmclkØÅNX„tx § ËdefaultÙYóokayclock-controller@20000000,rockchip,rk3188-cru£ i =@*ËÔ^ÌÕ_ :#g¸€ ná£ðÑ€xhÀá£ðÑ€xhÀëefuse@20010000,rockchip,rk3188-efuse£ @Ø[ ßpclk_efusecpu_leakage@17£phy0,rockchip,rk3188-usb-phyrockchip,rk3288-usb-phyióokayusb-phy@10cJ£ ØQßphyclk ëusb-phy@11cJ£ØRßphyclk ëpinctrl,rockchip,rk3188-pinctrliUZœgpio0@2000a000,rockchip,rk3188-gpio-bank0£   §6ØUbrŽ£ëgpio1@2003c000,rockchip,gpio-bank£ À §7ØVbrŽ£ë+gpio2@2003e000,rockchip,gpio-bank£ à §8ØWbrŽ£gpio3@20080000,rockchip,gpio-bank£  §9ØXbrŽ£ëpcfg_pull_up~ë\pcfg_pull_down‹pcfg_pull_nonešë[emmcemmc-clk§[ëemmc-cmd§\ëemmc-rst§[emacemac-xfer€§[[[[[[[[emac-mdio §[[i2c0i2c0-xfer §[[ë(i2c1i2c1-xfer §[[ë*i2c2i2c2-xfer §[[ë:i2c3i2c3-xfer §[[ë=i2c4i2c4-xfer §[[ë>lcdc1lcdc1-dclk§[ëRlcdc1-den§[ëSlcdc1-hsync§[ëTlcdc1-vsync§[ëUldcd1-rgb24€§[[[[[[[[[ [ [ [ [ [[[[[[[[[[[ëVpwm0pwm0-out§[ë6pwm1pwm1-out§[ë7pwm2pwm2-out§[ë8pwm3pwm3-out§[ë9spi0spi0-clk§\ëDspi0-cs0§\ëGspi0-tx§\ëEspi0-rx§\ëFspi0-cs1§\spi1spi1-clk§\ëHspi1-cs0§\ëKspi1-rx§\ëJspi1-tx§\ëIspi1-cs1§\uart0uart0-xfer §\[ëuart0-cts§[ëuart0-rts§[ëuart1uart1-xfer §\[ë uart1-cts§[uart1-rts§[uart2uart2-xfer §\ [ë?uart3uart3-xfer § \ [ë@uart3-cts§ [ëAuart3-rts§ [ëBsd0sd0-clk§[ësd0-cmd§[ësd0-cd§[ësd0-wp§ [sd0-pwr§[sd0-bus-width1§[sd0-bus-width4@§[[[[ësd1sd1-clk§[ësd1-cmd§[ësd1-cd§[sd1-wp§[sd1-bus-width1§[sd1-bus-width4@§[[[[ëi2s0i2s0-bus`§[[[[[[ëWspdifspdif-tx§[ëYpcfg-output-highµë^pcfg-output-lowÁë]act8846dvs0-ctl§]ë/pmic-int§ \ë0bq24196charger-int§\ë2chg-ctl§^ë3chg-det§[chg-en§]dc-det§ [otg-en§ ^ë4cameracif0-pdn§ [cif1-pdn§ [cif-avdd-en§[ëkdisplaylcd-cs§[ëflcd-en§[ënft5606tp-int§\ë;tp-rst§[ë<hdmihdmi-int§\hdmi-rst§ [hym8563rtc-int§ \ë-keyspwr-hold§\ëbpwr-key§\ë`lis3degsensor-int§[ë)mmcsdmmc-pwr§[ëqtmp108tmp-alrt§[ë,usbv5-drv§[ëmotg-drv§ [ëousb-int§\ëark903bt-host-wake§\ë bt-reg-on§[ë bt-rst§^ë bt-wake§[ë wifi-host-wake§\ëwifi-reg-on§[ëjmemory@60000000kmemory£`€backlight,pwm-backlightÌ1 Ù_a¨ëegpio-keys ,gpio-keysÞËdefaultÙ`apower ûétôGPIO Key Powerú dwake-on-usb ôWake-on-USB ûégpio-poweroff,gpio-poweroff ûËdefaultÙb+ ¸lvds-encoder,ti,sn75lvds83lvds-encoderport@0£endpointøcëQport@1£endpointødëhpanel,innolux,ee101ia-01dpanel-lvds;e EËdefaultÙfÌgRvesa-24_£ipanel-timingúJ¢rz ‚ Ž› ¥± ¾portendpointøhëdsdio-pwrseq,mmc-pwrseq-simpleØi ßext_clockËdefaultÙj Íëcif-avdd-regulator,regulator-fixed .avdd-cif=*¹€U*¹€ È+ËdefaultÙk͆ Þlvcc-5v-regulator,regulator-fixed.vcc-5v=LK@ULK@é ÈËdefaultÙmÞ1ëplcd-regulator,regulator-fixed.vcc-lcd ÈËdefaultÙnÍÃPÞëgusb-otg-regulator,regulator-fixed.vcc-otg=LK@ULK@é È ËdefaultÙo͆ Þpsdmmc-regulator,regulator-fixed.vcc-sd=2Z U2Z  ÈËdefaultÙq͆ Þëemmc-vccq-regulator,regulator-fixed .vccq-emmc=*¹€U*¹€Þë vsys-regulator,regulator-fixed.vsys=LK@ULK@üë1 #address-cells#size-cellsinterrupt-parentcompatiblemodelethernet0i2c0i2c1i2c2i2c3i2c4mshc0mshc1mshc2serial0serial1serial2serial3spi0spi1rangesreginterrupts#dma-cellsarm,pl330-broken-no-flushpclocksclock-namesphandlestatusclock-frequency#clock-cellsclock-output-namesassigned-clocksassigned-clock-ratesresetsinterrupt-namespower-domainscache-unifiedcache-levelinterrupt-controller#interrupt-cellsreg-shiftreg-io-widthpinctrl-namespinctrl-0max-speeddevice-wakeup-gpioshost-wakeup-gpiosshutdown-gpiosdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephysphy-namesrockchip,grfphy-modedmasdma-namesfifo-depthreset-namesbus-widthcap-mmc-highspeedcap-sd-highspeeddisable-wpvmmc-supplykeep-power-in-suspendmmc-pwrseqnon-removablevmmcq-supplybrcm,drive-strengthvqmmc-supplyoffsetmode-normalmode-recoverymode-bootloadermode-loader#power-domain-cellspm_qosrotation-matrixvdd-supply#thermal-sensor-cellspower-suppliesvp1-supplyvp2-supplyvp3-supplyvp4-supplyinl1-supplyinl2-supplyinl3-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onti,system-minimum-microvoltmonitored-batteryomit-battery-class#pwm-cellsreset-gpiostouchscreen-inverted-ytouchscreen-size-ytouchscreen-size-xtouchscreen-swapped-x-y#sound-dai-cells#io-channel-cellsvref-supplyenable-methoddevice_typenext-level-cacheclock-latencyoperating-points-v2cpu-supplyopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendportsremote-endpointrockchip,playback-channelsrockchip,capture-channels#reset-cells#phy-cellsrockchip,pmugpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disablerockchip,pinsoutput-highoutput-lowpower-supplypwmsautorepeatlinux,codelabellinux,input-typedebounce-intervalwakeup-sourceactive-delay-msbacklightenable-gpiosdata-mappingheight-mmwidth-mmhactivevactivehback-porchhfront-porchhsync-lenvback-porchvfront-porchvsync-lengpiostartup-delay-usvin-supplyenable-active-highregulator-boot-on