Ð þí_S8Y4(Xü,radxa,rockrockchip,rk3188 7Radxa Rockaliases=/ethernet@10204000G/i2c@2002d000L/i2c@2002f000Q/i2c@20056000V/i2c@2005a000[/i2c@2005e000`/dwmmc@1021c000f/dwmmc@10214000l/dwmmc@10218000r/serial@10124000z/serial@10126000‚/serial@20064000Š/serial@20068000’/spi@20070000—/spi@20074000amba ,simple-busœdma-controller@20018000,arm,pl330arm,primecell£ €@§²½ØÀ ßapb_pclkë:dma-controller@2001c000,arm,pl330arm,primecell£ À@§²½ØÀ ßapb_pclk ódisableddma-controller@20078000,arm,pl330arm,primecell£ €@§²½ØÁ ßapb_pclkëoscillator ,fixed-clockún6 xin24mgpu@10090000",rockchip,rk3188-maliarm,mali-400£ ØÅÅ ßcorebus*Å:õáOxóokayx§ 5Vgpgpmmupp0ppmmu0pp1ppmmu1pp2ppmmu2pp3ppmmu3fl2-cache-controller@10138000,arm,pl310-cache£€t‚ë4scu@1013c000,arm,cortex-a9-scu£Àglobal-timer@1013c200,arm,cortex-a9-global-timer£  § Ø ódisabledlocal-timer@1013c600,arm,cortex-a9-twd-timer£Æ  § Øinterrupt-controller@1013d000,arm,cortex-a9-gicŽ££ÐÁëserial@10124000&,rockchip,rk3188-uartsnps,dw-apb-uart£@ §"´¾ßbaudclkapb_pclkØ@LóokayËdefaultÙserial@10126000&,rockchip,rk3188-uartsnps,dw-apb-uart£` §#´¾ßbaudclkapb_pclkØAMóokayËdefaultÙqos@1012d000,syscon£Ð ëqos@1012e000,syscon£à ëqos@1012f000,syscon£ð ëqos@1012f080,syscon£ð€ ëqos@1012f100,syscon£ñ ëqos@1012f180,syscon£ñ€ ëqos@1012f200,syscon£ò qos@1012f280,syscon£ò€ ëusb@10180000,rockchip,rk3066-usbsnps,dwc2£ §ØÃßotgãotgëý €€@@   usb2-phyóokayusb@101c0000 ,snps,dwc2£ §ØÉßotgãhost  usb2-phyóokayethernet@10204000,rockchip,rk3188-emac£ @< §*ØÄD ßhclkmacref7dArmiióokayËdefault Ù J N ethernet-phy@0£§ë dwmmc@10214000,rockchip,rk2928-dw-mshc£!@ §ØÀHßbiuciuY^rx-txhOQsresetóokayËdefaultÙ‹•§¸dwmmc@10218000,rockchip,rk2928-dw-mshc£!€ §ØÁIßbiuciuY^rx-txhORsreset ódisableddwmmc@1021c000,rockchip,rk2928-dw-mshc£!À §ØÂJßbiuciuY^rx-txhOSsreset ódisabledpmu@20004000&,rockchip,rk3066-pmusysconsimple-mfd£ @ë<reboot-mode,syscon-reboot-modeÃ@ÊRBÃÖRBÃäRBà ôRBÃpower-controller!,rockchip,rk3188-power-controllerëpd_vio@7£hØÃľ¿ÍÎOÊÐÈÑÉÒpd_video@6£ ØÎÍØ×pd_gpu@8£ØÅgrf@20008000,syscon£ €ëi2c@2002d000,rockchip,rk3188-i2c£ Ð §(*ßi2cØP ódisabledËdefaultÙi2c@2002f000,rockchip,rk3188-i2c£ ð §)*ØQßi2cóokayËdefaultÙú€rtc@51,haoyu,hym8563£Q§ ËdefaultÙ xin32kact8846@5a,active-semi,act8846£ZóokayËdefaultÙ 3!>!I!T!_"k!w!regulatorsREG1ƒVCC_DDR’O€ªO€ÂREG2ƒVDD_LOG’B@ªB@ÂREG3ƒVDD_ARM’ Yøª™pÂë6REG4ƒVCC_IO’2Z ª2Z Âë"REG5ƒVDD_10’B@ªB@ÂREG6 ƒVDD_HDMI’&% ª&% ÂREG7ƒVCC_18’w@ªw@ÂREG8ƒVCCA_33’2Z ª2Z ÂREG9 ƒVCC_RMII’2Z ª2Z ë REG10 ƒVCCIO_WL’2Z ª2Z ÂREG11 ƒVCC18_IO’w@ªw@ÂREG12ƒVCC_28’*¹€ª*¹€Âpwm@20030000,rockchip,rk2928-pwm£ ÖØF ódisabledËdefaultÙ#pwm@20030010,rockchip,rk2928-pwm£ ÖØFóokayËdefaultÙ$watchdog@2004c000 ,rockchip,rk3188-wdtsnps,dw-wdt£ ÀØK §3óokaypwm@20050020,rockchip,rk2928-pwm£  ÖØGóokayËdefaultÙ%pwm@20050030,rockchip,rk2928-pwm£ 0ÖØGóokayËdefaultÙ&i2c@20056000,rockchip,rk3188-i2c£ ` §**ØRßi2c ódisabledËdefaultÙ'i2c@2005a000,rockchip,rk3188-i2c£   §+*ØSßi2c ódisabledËdefaultÙ(i2c@2005e000,rockchip,rk3188-i2c£ à §4*ØTßi2c ódisabledËdefaultÙ)serial@20064000&,rockchip,rk3188-uartsnps,dw-apb-uart£ @ §$´¾ßbaudclkapb_pclkØBNóokayËdefaultÙ*serial@20068000&,rockchip,rk3188-uartsnps,dw-apb-uart£ € §%´¾ßbaudclkapb_pclkØCOóokayËdefaultÙ+saradc@2006c000,rockchip,saradc£ À §áØGJßsaradcapb_pclkOW ssaradc-apb ódisabledspi@20070000(,rockchip,rk3188-spirockchip,rk3066-spiØEHßspiclkapb_pclk §&£ Y  ^txrx ódisabledËdefaultÙ,-./spi@20074000(,rockchip,rk3188-spirockchip,rk3066-spiØFIßspiclkapb_pclk §'£ @Y  ^txrx ódisabledËdefaultÙ0123cpusórockchip,rk3066-smpcpu@0cpu,arm,cortex-a9 4£œ@Ø,5O@6cpu@1cpu,arm,cortex-a9 4£,5O@6cpu@2cpu,arm,cortex-a9 4£,5O@6cpu@3cpu,arm,cortex-a9 4£,5O@6opp_table0,operating-points-v2Kë5opp-312000000V˜¾] Yøkœ@opp-504000000V n]Hopp-600000000V#ÃF]~ð|opp-816000000V0£,]à˜opp-1008000000V<Ü]g8opp-1200000000VG†Œ]Œ0opp-1416000000VTfr]Ðopp-1608000000V_Ø"]™pdisplay-subsystem,rockchip,display-subsystemˆ78sram@10080000 ,mmio-sram£€ œ€smp-sram@0,rockchip,rk3066-smp-sram£Pvop@1010c000,rockchip,rk3188-vop£À § ØþÍßaclk_vopdclk_vophclk_vopfOdef saxiahbdclk ódisabledportë7vop@1010e000,rockchip,rk3188-vop£à §ØÄ¿Îßaclk_vopdclk_vophclk_vopfOghi saxiahbdclk ódisabledportë8timer@2000e000,,rockchip,rk3188-timerrockchip,rk3288-timer£ à  §.ØWE ßtimerpclktimer@200380a0,,rockchip,rk3188-timerrockchip,rk3288-timer£ €   §@ØZB ßtimerpclki2s@1011a000(,rockchip,rk3188-i2srockchip,rk3066-i2s£   § ËdefaultÙ9Y::^txrxßi2s_hclki2s_clkØÆKŽ©Ã ódisabledsound@1011e000,,rockchip,rk3188-spdifrockchip,rk3066-spdif£à à ßhclkmclkØÅNY:^tx § ËdefaultÙ;óokayë@clock-controller@20000000,rockchip,rk3188-cru£ * Ôëefuse@20010000,rockchip,rk3188-efuse£ @Ø[ ßpclk_efusecpu_leakage@17£phy0,rockchip,rk3188-usb-phyrockchip,rk3288-usb-phy*óokayusb-phy@10cᣠØQßphyclk ëusb-phy@11cá£ØRßphyclk ëpinctrl,rockchip,rk3188-pinctrl*ì<œgpio0@2000a000,rockchip,rk3188-gpio-bank0£   §6ØUù Ž£ëgpio1@2003c000,rockchip,gpio-bank£ À §7ØVù Ž£gpio2@2003e000,rockchip,gpio-bank£ à §8ØWù Ž£ëCgpio3@20080000,rockchip,gpio-bank£  §9ØXù Ž£ëpcfg_pull_upë>pcfg_pull_down"pcfg_pull_none1ë=emmcemmc-clk>=emmc-cmd>>emmc-rst>=emacemac-xfer€>========ë emac-mdio >==ë i2c0i2c0-xfer >==ëi2c1i2c1-xfer >==ëi2c2i2c2-xfer >==ë'i2c3i2c3-xfer >==ë(i2c4i2c4-xfer >==ë)lcdc1lcdc1-dclk>=lcdc1-den>=lcdc1-hsync>=lcdc1-vsync>=ldcd1-rgb24€>========= = = = = ===========pwm0pwm0-out>=ë#pwm1pwm1-out>=ë$pwm2pwm2-out>=ë%pwm3pwm3-out>=ë&spi0spi0-clk>>ë,spi0-cs0>>ë/spi0-tx>>ë-spi0-rx>>ë.spi0-cs1>>spi1spi1-clk>>ë0spi1-cs0>>ë3spi1-rx>>ë2spi1-tx>>ë1spi1-cs1>>uart0uart0-xfer >>=ëuart0-cts>=uart0-rts>=uart1uart1-xfer >>=ëuart1-cts>=uart1-rts>=uart2uart2-xfer >> =ë*uart3uart3-xfer > > =ë+uart3-cts> =uart3-rts> =sd0sd0-clk>=ësd0-cmd>=ësd0-cd>=ësd0-wp> =sd0-pwr>=sd0-bus-width1>=sd0-bus-width4@>====ësdmmc-pwr>=ëEsd1sd1-clk>=sd1-cmd>=sd1-cd>=sd1-wp>=sd1-bus-width1>=sd1-bus-width4@>====i2s0i2s0-bus`>======ë9spdifspdif-tx>=ë;pcfg-output-lowLë?act8846act8846-dvs0-ctl>?ë hym8563rtc-int>>ëlan8720aphy-int>>ë ir-receiverir-recv-pin> =ëBusbhost-vbus-drv>=ëFotg-vbus-drv>=ëDmemory@60000000memory£`€gpio-keys ,gpio-keysWpower bhtsGPIO Key PoweryŠ˜dgpio-leds ,gpio-ledsgreensrock:green:user1 b ªoffbluesrock:blue:user2 bªoffsleepsrock:red:power bªoffsound,simple-audio-card¸SPDIFsimple-audio-card,dai-link@1cpuÏ@codecÏAspdif-out,linux,spdif-ditÃëAgpio-ir-receiver,gpio-ir-receiver b ËdefaultÙBusb-otg-regulator,regulator-fixedÙ ìCËdefaultÙD ƒotg-vbus’LK@ªLK@Âñsdmmc-regulator,regulator-fixed ƒsdmmc-supply’2Z ª2Z  ìËdefaultÙE† "ëusb-host-regulator,regulator-fixedÙ ìËdefaultÙF ƒhost-pwr’LK@ªLK@Âñvsys-regulator,regulator-fixedƒvsys’LK@ªLK@ñë! #address-cells#size-cellsinterrupt-parentcompatiblemodelethernet0i2c0i2c1i2c2i2c3i2c4mshc0mshc1mshc2serial0serial1serial2serial3spi0spi1rangesreginterrupts#dma-cellsarm,pl330-broken-no-flushpclocksclock-namesphandlestatusclock-frequency#clock-cellsclock-output-namesassigned-clocksassigned-clock-ratesresetsinterrupt-namespower-domainscache-unifiedcache-levelinterrupt-controller#interrupt-cellsreg-shiftreg-io-widthpinctrl-namespinctrl-0dr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephysphy-namesrockchip,grfmax-speedphy-modephyphy-supplydmasdma-namesfifo-depthreset-namesvmmc-supplybus-widthcap-mmc-highspeedcap-sd-highspeeddisable-wpoffsetmode-normalmode-recoverymode-bootloadermode-loader#power-domain-cellspm_qossystem-power-controllervp1-supplyvp2-supplyvp3-supplyvp4-supplyinl1-supplyinl2-supplyinl3-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-on#pwm-cells#io-channel-cellsenable-methoddevice_typenext-level-cacheclock-latencyoperating-points-v2cpu-supplyopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendportsrockchip,playback-channelsrockchip,capture-channels#sound-dai-cells#reset-cells#phy-cellsrockchip,pmugpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disablerockchip,pinsoutput-lowautorepeatgpioslinux,codelabellinux,input-typewakeup-sourcedebounce-intervaldefault-statesimple-audio-card,namesound-daienable-active-highgpioregulator-boot-onstartup-delay-usvin-supply