Ð þí¾>8¹€(¾¹H!ti,am3517-evmti,am3517ti,omap3 +&7TI AM3517 EVM (AM3517/05 TMDSEVM3517)chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/serial@4806a000T/ocp@68000000/serial@4806c000\/ocp@68000000/serial@49020000d/ocp@68000000/serial@4809e000l/ocp@68000000/can@5c050000cpus+cpu@0arm,cortex-a8pcpu|€‡cpu““àpmu@54000000arm,cortex-a8-pmu|T€¡¬debugsssocti,omap-inframpu ti,omap3-mpu¬mpuiva ti,iva2.2¬iva ¶disableddsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bus|h¡ +½¬l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ ½Hscm@2000ti,omap3-scmsimple-bus| + ½ pinmux@30 ti,omap3-padconfpinctrl-single|08+ÄÓäùÿscm_conf@270sysconsimple-bus|p0+ ½p04pbias_regulator@2b0ti,pbias-omap3ti,pbias-omap|°<pbias_mmc_omap2430Cpbias_mmc_omap2430Rw@j-ÆÀ4Íclocks+mcbsp5_mux_fck@68‚ti,composite-mux-clock€|h4mcbsp5_fck‚ti,composite-clock€4Ómcbsp1_mux_fck@4‚ti,composite-mux-clock€|4 mcbsp1_fck‚ti,composite-clock€ 4Ïmcbsp2_mux_fck@4‚ti,composite-mux-clock€ |4 mcbsp2_fck‚ti,composite-clock€ 4Ðmcbsp3_mux_fck@68‚ti,composite-mux-clock€ |h4mcbsp3_fck‚ti,composite-clock€ 4Ñmcbsp4_mux_fck@68‚ti,composite-mux-clock€ |h4mcbsp4_fck‚ti,composite-clock€4Òemac_ick@32c‚ti,am35xx-gate-clock€|,4xemac_fck@32c‚ti,gate-clock€|, vpfe_ick@32c‚ti,am35xx-gate-clock€|,4yvpfe_fck@32c‚ti,gate-clock€|, hsotgusb_ick_am35xx@32c‚ti,am35xx-gate-clock€|,4zhsotgusb_fck_am35xx@32c‚ti,gate-clock€|,4{hecc_ck@32c‚ti,am35xx-gate-clock€|,4|clockdomainspinmux@a00 ti,omap3-padconfpinctrl-single| \+ÄÓäùÿaes@480c5000 ti,omap3-aes¬aes|H PP¡œAB¡txrxprm@48306000 ti,omap3-prm|H0`@¡ clocks+virt_16_8m_ck‚ fixed-clock«Y4osc_sys_ck@d40‚ ti,mux-clock€| @4sys_ck@1270‚ti,divider-clock€»|pÆ4sys_clkout1@d70‚ti,gate-clock€| pdpll3_x2_ck‚fixed-factor-clock€Ýèdpll3_m2x2_ck‚fixed-factor-clock€Ýè4 dpll4_x2_ck‚fixed-factor-clock€Ýècorex2_fck‚fixed-factor-clock€ Ýè4!wkup_l4_ick‚fixed-factor-clock€Ýè4Pcorex2_d3_fck‚fixed-factor-clock€!Ýè4qcorex2_d5_fck‚fixed-factor-clock€!Ýè4rclockdomainscm@48004000 ti,omap3-cm|H@@clocks+dummy_apb_pclk‚ fixed-clock«omap_32k_fck‚ fixed-clock«€4Bvirt_12m_ck‚ fixed-clock«·4virt_13m_ck‚ fixed-clock«Æ]@4virt_19200000_ck‚ fixed-clock«$ø4virt_26000000_ck‚ fixed-clock«Œº€4virt_38_4m_ck‚ fixed-clock«Ið4dpll4_ck@d00‚ti,omap3-dpll-per-clock€| D 04dpll4_m2_ck@d48‚ti,divider-clock€»?| HÆ4"dpll4_m2x2_mul_ck‚fixed-factor-clock€"Ýè4#dpll4_m2x2_ck@d00‚ti,gate-clock€#| ò4$omap_96m_alwon_fck‚fixed-factor-clock€$Ýè4+dpll3_ck@d00‚ti,omap3-dpll-core-clock€| @ 04dpll3_m3_ck@1140‚ti,divider-clock€»|@Æ4%dpll3_m3x2_mul_ck‚fixed-factor-clock€%Ýè4&dpll3_m3x2_ck@d00‚ti,gate-clock€& | ò4'emu_core_alwon_ck‚fixed-factor-clock€'Ýè4dsys_altclk‚ fixed-clock«40mcbsp_clks‚ fixed-clock«4dpll3_m2_ck@d40‚ti,divider-clock€»| @Æ4core_ck‚fixed-factor-clock€Ýè4(dpll1_fck@940‚ti,divider-clock€(»| @Æ4)dpll1_ck@904‚ti,omap3-dpll-clock€)|  $ @ 44dpll1_x2_ck‚fixed-factor-clock€Ýè4*dpll1_x2m2_ck@944‚ti,divider-clock€*»| DÆ4>cm_96m_fck‚fixed-factor-clock€+Ýè4,omap_96m_fck@d40‚ ti,mux-clock€,| @4Gdpll4_m3_ck@e40‚ti,divider-clock€» |@Æ4-dpll4_m3x2_mul_ck‚fixed-factor-clock€-Ýè4.dpll4_m3x2_ck@d00‚ti,gate-clock€.| ò4/omap_54m_fck@d40‚ ti,mux-clock€/0| @4:cm_96m_d2_fck‚fixed-factor-clock€,Ýè41omap_48m_fck@d40‚ ti,mux-clock€10| @42omap_12m_fck‚fixed-factor-clock€2Ýè4Idpll4_m4_ck@e40‚ti,divider-clock€» |@Æ43dpll4_m4x2_mul_ck‚ti,fixed-factor-clock€3#44dpll4_m4x2_ck@d00‚ti,gate-clock€4| ò#4vdpll4_m5_ck@f40‚ti,divider-clock€»?|@Æ45dpll4_m5x2_mul_ck‚ti,fixed-factor-clock€5#46dpll4_m5x2_ck@d00‚ti,gate-clock€6| ò#dpll4_m6_ck@1140‚ti,divider-clock€»?|@Æ47dpll4_m6x2_mul_ck‚fixed-factor-clock€7Ýè48dpll4_m6x2_ck@d00‚ti,gate-clock€8| ò49emu_per_alwon_ck‚fixed-factor-clock€9Ýè4eclkout2_src_gate_ck@d70‚ ti,composite-no-wait-gate-clock€(| p4;clkout2_src_mux_ck@d70‚ti,composite-mux-clock€(,:| p4<clkout2_src_ck‚ti,composite-clock€;<4=sys_clkout2@d70‚ti,divider-clock€=»@| p6mpu_ck‚fixed-factor-clock€>Ýè4?arm_fck@924‚ti,divider-clock€?| $»emu_mpu_alwon_ck‚fixed-factor-clock€?Ýè4fl3_ick@a40‚ti,divider-clock€(»| @Æ4@l4_ick@a40‚ti,divider-clock€@»| @Æ4Arm_ick@c40‚ti,divider-clock€A»| @Ægpt10_gate_fck@a00‚ti,composite-gate-clock€ | 4Cgpt10_mux_fck@a40‚ti,composite-mux-clock€B| @4Dgpt10_fck‚ti,composite-clock€CDgpt11_gate_fck@a00‚ti,composite-gate-clock€ | 4Egpt11_mux_fck@a40‚ti,composite-mux-clock€B| @4Fgpt11_fck‚ti,composite-clock€EFcore_96m_fck‚fixed-factor-clock€GÝè4mmchs2_fck@a00‚ti,wait-gate-clock€| 4¤mmchs1_fck@a00‚ti,wait-gate-clock€| 4¥i2c3_fck@a00‚ti,wait-gate-clock€| 4¦i2c2_fck@a00‚ti,wait-gate-clock€| 4§i2c1_fck@a00‚ti,wait-gate-clock€| 4¨mcbsp5_gate_fck@a00‚ti,composite-gate-clock€ | 4mcbsp1_gate_fck@a00‚ti,composite-gate-clock€ | 4core_48m_fck‚fixed-factor-clock€2Ýè4Hmcspi4_fck@a00‚ti,wait-gate-clock€H| 4©mcspi3_fck@a00‚ti,wait-gate-clock€H| 4ªmcspi2_fck@a00‚ti,wait-gate-clock€H| 4«mcspi1_fck@a00‚ti,wait-gate-clock€H| 4¬uart2_fck@a00‚ti,wait-gate-clock€H| 4­uart1_fck@a00‚ti,wait-gate-clock€H|  4®core_12m_fck‚fixed-factor-clock€IÝè4Jhdq_fck@a00‚ti,wait-gate-clock€J| 4¯core_l3_ick‚fixed-factor-clock€@Ýè4Ksdrc_ick@a10‚ti,wait-gate-clock€K| 4wgpmc_fck‚fixed-factor-clock€KÝècore_l4_ick‚fixed-factor-clock€AÝè4Lmmchs2_ick@a10‚ti,omap3-interface-clock€L| 4°mmchs1_ick@a10‚ti,omap3-interface-clock€L| 4±hdq_ick@a10‚ti,omap3-interface-clock€L| 4²mcspi4_ick@a10‚ti,omap3-interface-clock€L| 4³mcspi3_ick@a10‚ti,omap3-interface-clock€L| 4´mcspi2_ick@a10‚ti,omap3-interface-clock€L| 4µmcspi1_ick@a10‚ti,omap3-interface-clock€L| 4¶i2c3_ick@a10‚ti,omap3-interface-clock€L| 4·i2c2_ick@a10‚ti,omap3-interface-clock€L| 4¸i2c1_ick@a10‚ti,omap3-interface-clock€L| 4¹uart2_ick@a10‚ti,omap3-interface-clock€L| 4ºuart1_ick@a10‚ti,omap3-interface-clock€L|  4»gpt11_ick@a10‚ti,omap3-interface-clock€L|  4¼gpt10_ick@a10‚ti,omap3-interface-clock€L|  4½mcbsp5_ick@a10‚ti,omap3-interface-clock€L|  4¾mcbsp1_ick@a10‚ti,omap3-interface-clock€L|  4¿omapctrl_ick@a10‚ti,omap3-interface-clock€L| 4Àdss_tv_fck@e00‚ti,gate-clock€:|4Ÿdss_96m_fck@e00‚ti,gate-clock€G|4 dss2_alwon_fck@e00‚ti,gate-clock€|4¡dummy_ck‚ fixed-clock«gpt1_gate_fck@c00‚ti,composite-gate-clock€| 4Mgpt1_mux_fck@c40‚ti,composite-mux-clock€B| @4Ngpt1_fck‚ti,composite-clock€MNaes2_ick@a10‚ti,omap3-interface-clock€L| 4Áwkup_32k_fck‚fixed-factor-clock€BÝè4Ogpio1_dbck@c00‚ti,gate-clock€O| 4—sha12_ick@a10‚ti,omap3-interface-clock€L| 4Âwdt2_fck@c00‚ti,wait-gate-clock€O| 4˜wdt2_ick@c10‚ti,omap3-interface-clock€P| 4™wdt1_ick@c10‚ti,omap3-interface-clock€P| 4šgpio1_ick@c10‚ti,omap3-interface-clock€P| 4›omap_32ksync_ick@c10‚ti,omap3-interface-clock€P| 4œgpt12_ick@c10‚ti,omap3-interface-clock€P| 4gpt1_ick@c10‚ti,omap3-interface-clock€P| 4žper_96m_fck‚fixed-factor-clock€+Ýè4 per_48m_fck‚fixed-factor-clock€2Ýè4Quart3_fck@1000‚ti,wait-gate-clock€Q| 4}gpt2_gate_fck@1000‚ti,composite-gate-clock€|4Rgpt2_mux_fck@1040‚ti,composite-mux-clock€B|@4Sgpt2_fck‚ti,composite-clock€RSgpt3_gate_fck@1000‚ti,composite-gate-clock€|4Tgpt3_mux_fck@1040‚ti,composite-mux-clock€B|@4Ugpt3_fck‚ti,composite-clock€TUgpt4_gate_fck@1000‚ti,composite-gate-clock€|4Vgpt4_mux_fck@1040‚ti,composite-mux-clock€B|@4Wgpt4_fck‚ti,composite-clock€VWgpt5_gate_fck@1000‚ti,composite-gate-clock€|4Xgpt5_mux_fck@1040‚ti,composite-mux-clock€B|@4Ygpt5_fck‚ti,composite-clock€XYgpt6_gate_fck@1000‚ti,composite-gate-clock€|4Zgpt6_mux_fck@1040‚ti,composite-mux-clock€B|@4[gpt6_fck‚ti,composite-clock€Z[gpt7_gate_fck@1000‚ti,composite-gate-clock€|4\gpt7_mux_fck@1040‚ti,composite-mux-clock€B|@4]gpt7_fck‚ti,composite-clock€\]gpt8_gate_fck@1000‚ti,composite-gate-clock€ |4^gpt8_mux_fck@1040‚ti,composite-mux-clock€B|@4_gpt8_fck‚ti,composite-clock€^_gpt9_gate_fck@1000‚ti,composite-gate-clock€ |4`gpt9_mux_fck@1040‚ti,composite-mux-clock€B|@4agpt9_fck‚ti,composite-clock€`aper_32k_alwon_fck‚fixed-factor-clock€BÝè4bgpio6_dbck@1000‚ti,gate-clock€b|4~gpio5_dbck@1000‚ti,gate-clock€b|4gpio4_dbck@1000‚ti,gate-clock€b|4€gpio3_dbck@1000‚ti,gate-clock€b|4gpio2_dbck@1000‚ti,gate-clock€b| 4‚wdt3_fck@1000‚ti,wait-gate-clock€b| 4ƒper_l4_ick‚fixed-factor-clock€AÝè4cgpio6_ick@1010‚ti,omap3-interface-clock€c|4„gpio5_ick@1010‚ti,omap3-interface-clock€c|4…gpio4_ick@1010‚ti,omap3-interface-clock€c|4†gpio3_ick@1010‚ti,omap3-interface-clock€c|4‡gpio2_ick@1010‚ti,omap3-interface-clock€c| 4ˆwdt3_ick@1010‚ti,omap3-interface-clock€c| 4‰uart3_ick@1010‚ti,omap3-interface-clock€c| 4Šuart4_ick@1010‚ti,omap3-interface-clock€c|4‹gpt9_ick@1010‚ti,omap3-interface-clock€c| 4Œgpt8_ick@1010‚ti,omap3-interface-clock€c| 4gpt7_ick@1010‚ti,omap3-interface-clock€c|4Žgpt6_ick@1010‚ti,omap3-interface-clock€c|4gpt5_ick@1010‚ti,omap3-interface-clock€c|4gpt4_ick@1010‚ti,omap3-interface-clock€c|4‘gpt3_ick@1010‚ti,omap3-interface-clock€c|4’gpt2_ick@1010‚ti,omap3-interface-clock€c|4“mcbsp2_ick@1010‚ti,omap3-interface-clock€c|4”mcbsp3_ick@1010‚ti,omap3-interface-clock€c|4•mcbsp4_ick@1010‚ti,omap3-interface-clock€c|4–mcbsp2_gate_fck@1000‚ti,composite-gate-clock€|4 mcbsp3_gate_fck@1000‚ti,composite-gate-clock€|4 mcbsp4_gate_fck@1000‚ti,composite-gate-clock€|4emu_src_mux_ck@1140‚ ti,mux-clock€def|@4gemu_src_ck‚ti,clkdm-gate-clock€g4hpclk_fck@1140‚ti,divider-clock€h»|@Æpclkx2_fck@1140‚ti,divider-clock€h»|@Æatclk_fck@1140‚ti,divider-clock€h»|@Ætraceclk_src_fck@1140‚ ti,mux-clock€def|@4itraceclk_fck@1140‚ti,divider-clock€i »|@Æsecure_32k_fck‚ fixed-clock«€4jgpt12_fck‚fixed-factor-clock€jÝèwdt1_fck‚fixed-factor-clock€jÝèipss_ick@a10‚ti,am35xx-interface-clock€K| 4rmii_ck‚ fixed-clock«úð€4pclk_ck‚ fixed-clock«›üÀ4uart4_ick_am35xx@a10‚ti,omap3-interface-clock€L| uart4_fck_am35xx@a00‚ti,wait-gate-clock€H| dpll5_ck@d04‚ti,omap3-dpll-clock€|  $ L 4L^4kdpll5_m2_ck@d50‚ti,divider-clock€k»| PÆ4usgx_gate_fck@b00‚ti,composite-gate-clock€(| 4score_d3_ck‚fixed-factor-clock€(Ýè4lcore_d4_ck‚fixed-factor-clock€(Ýè4mcore_d6_ck‚fixed-factor-clock€(Ýè4nomap_192m_alwon_fck‚fixed-factor-clock€$Ýè4ocore_d2_ck‚fixed-factor-clock€(Ýè4psgx_mux_fck@b40‚ti,composite-mux-clock €lmn,opqr| @4tsgx_fck‚ti,composite-clock€stsgx_ick@b10‚ti,wait-gate-clock€@| 4Écpefuse_fck@a08‚ti,gate-clock€| 4Ãts_fck@a08‚ti,gate-clock€B| 4Äusbtll_fck@a08‚ti,wait-gate-clock€u| 4Åusbtll_ick@a18‚ti,omap3-interface-clock€L| 4Æmmchs3_ick@a10‚ti,omap3-interface-clock€L| 4Çmmchs3_fck@a00‚ti,wait-gate-clock€| 4Èdss1_alwon_fck_3430es2@e00‚ti,dss-gate-clock€v|#4¢dss_ick_3430es2@e10‚ti,omap3-dss-interface-clock€A|4£usbhost_120m_fck@1400‚ti,gate-clock€u|4Êusbhost_48m_fck@1400‚ti,dss-gate-clock€2|4Ëusbhost_ick@1410‚ti,omap3-dss-interface-clock€A|4Ìclockdomainscore_l3_clkdmti,clockdomain€wxyz{|dpll3_clkdmti,clockdomain€dpll1_clkdmti,clockdomain€per_clkdmti,clockdomainh€}~€‚ƒ„…†‡ˆ‰Š‹ŒŽ‘’“”•–emu_clkdmti,clockdomain€hdpll4_clkdmti,clockdomain€wkup_clkdmti,clockdomain €—˜™š›œždss_clkdmti,clockdomain€Ÿ ¡¢£core_l4_clkdmti,clockdomain”€¤¥¦§¨©ª«¬­®¯°±²³´µ¶·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈdpll5_clkdmti,clockdomain€ksgx_clkdmti,clockdomain€Éusbhost_clkdmti,clockdomain €ÊËÌcounter@48320000ti,omap-counter32k|H2  ¬counter_32kinterrupt-controller@48200000ti,omap3-intcäÓ|H 4dma-controller@48056000"ti,omap3630-sdmati,omap3430-sdma|H`¡ fq ~`¬dma4gpio@48310000ti,omap3-gpio|H1¡¬gpio1‹­äÓgpio@49050000ti,omap3-gpio|I¡¬gpio2­äÓgpio@49052000ti,omap3-gpio|I ¡¬gpio3­äÓgpio@49054000ti,omap3-gpio|I@¡ ¬gpio4­äÓgpio@49056000ti,omap3-gpio|I`¡!¬gpio5­äÓgpio@49058000ti,omap3-gpio|I€¡"¬gpio6­äÓserial@4806a000ti,omap3-uart|H  ¹Hœ12¡txrx¬uart1«Ülserial@4806c000ti,omap3-uart|HÀ¹Iœ34¡txrx¬uart2«Ülserial@49020000ti,omap3-uart|I¹Jœ56¡txrx¬uart3«Üli2c@48070000 ti,omap3-i2c|H€¡8œ¡txrx+¬i2c1«€i2c@48072000 ti,omap3-i2c|H €¡9œ¡txrx+¬i2c2«€i2c@48060000 ti,omap3-i2c|H€¡=œ¡txrx+¬i2c3«€mailbox@48094000ti,omap3-mailbox¬mailbox|H @¡ÍÙë ¶disableddsp ý spi@48098000ti,omap2-mcspi|H €¡A+¬mcspi1@œ#$%&'()* ¡tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspi|H  ¡B+¬mcspi2 œ+,-.¡tx0rx0tx1rx1spi@480b8000ti,omap2-mcspi|H €¡[+¬mcspi3 œ¡tx0rx0tx1rx1spi@480ba000ti,omap2-mcspi|H  ¡0+¬mcspi4œFG¡tx0rx01w@480b2000 ti,omap3-1w|H ¡:¬hdq1wmmc@4809c000ti,omap3-hsmmc|H À¡S¬mmc1!œ=>¡txrx.Í;ÎGmmc@480b4000ti,omap3-hsmmc|H @¡V¬mmc2œ/0¡txrx ¶disabledmmc@480ad000ti,omap3-hsmmc|H С^¬mmc3œMN¡txrx ¶disabledmmu@480bd400Qti,omap2-iommu|H Ô€¡¬mmu_isp^ ¶disabledmmu@5d000000Qti,omap2-iommu|]€¡¬mmu_iva ¶disabledwdt@48314000 ti,omap3-wdt|H1@€ ¬wd_timer2mcbsp@48074000ti,omap3-mcbsp|H@ÿnmpu ¡;< xcommontxrxˆ€¬mcbsp1œ ¡txrx€Ï‡fck ¶disabledmcbsp@49022000ti,omap3-mcbsp|I ÿI€ÿ nmpusidetone¡>?xcommontxrxsidetoneˆ¬mcbsp2mcbsp2_sidetoneœ!"¡txrx€Ð”‡fckick ¶disabledmcbsp@49024000ti,omap3-mcbsp|I@ÿI ÿ nmpusidetone¡YZxcommontxrxsidetoneˆ€¬mcbsp3mcbsp3_sidetoneœ¡txrx€Ñ•‡fckick ¶disabledmcbsp@49026000ti,omap3-mcbsp|I`ÿnmpu ¡67 xcommontxrxˆ€¬mcbsp4œ¡txrx€Ò‡fck ¶disabledmcbsp@48096000ti,omap3-mcbsp|H `ÿnmpu ¡QR xcommontxrxˆ€¬mcbsp5œ¡txrx€Ó‡fck ¶disabledsham@480c3000ti,omap3-sham¬sham|H 0d¡1œE¡rxtimer@48318000ti,omap3430-timer|H1€¡%¬timer1—timer@49032000ti,omap3430-timer|I ¡&¬timer2timer@49034000ti,omap3430-timer|I@¡'¬timer3timer@49036000ti,omap3430-timer|I`¡(¬timer4timer@49038000ti,omap3430-timer|I€¡)¬timer5¦timer@4903a000ti,omap3430-timer|I ¡*¬timer6¦timer@4903c000ti,omap3430-timer|IÀ¡+¬timer7¦timer@4903e000ti,omap3430-timer|Ià¡,¬timer8³¦timer@49040000ti,omap3430-timer|I¡-¬timer9³timer@48086000ti,omap3430-timer|H`¡.¬timer10³timer@48088000ti,omap3430-timer|H€¡/¬timer11³timer@48304000ti,omap3430-timer|H0@¡_¬timer12—Àusbhstll@48062000 ti,usbhs-tll|H ¡N ¬usb_tll_hsusbhshost@48064000ti,usbhs-host|H@ ¬usb_host_hs+½ohci@48064400ti,ohci-omap3|HD¡LÐehci@48064800 ti,ehci-omap|HH¡Mgpmc@6e000000ti,omap3430-gpmc¬gpmc|nСœ¡rxtxèô+äÓ­usb_otg_hs@480ab000ti,omap3-musb|H °¡\]xmcdma ¬usb_otg_hs dss@48050000 ti,omap3-dss|H ¶disabled ¬dss_core€¢‡fck+½dispc@48050400ti,omap3-dispc|H¡ ¬dss_dispc€¢‡fckencoder@4804fc00 ti,omap3-dsi|HüHþ@Hÿ nprotophypll¡ ¶disabled ¬dss_dsi1€¢¡ ‡fcksys_clkencoder@48050800ti,omap3-rfbi|H ¶disabled ¬dss_rfbi€¢£‡fckickencoder@48050c00ti,omap3-venc|H  ¶disabled ¬dss_venc€Ÿ‡fckssi-controller@48058000 ti,omap3-ssi¬ssi ¶disabled|H€Hnsysgdd¡Gxgdd_mpu+½ssi-port@4805a000ti,omap3-ssi-port|H H¨ntxrx¡CDssi-port@4805b000ti,omap3-ssi-port|H°H¸ntxrx¡EFam35x_otg_hs@5c040000ti,omap3-musb ¬am35x_otg_hs ¶disabled|\¡Gxmcethernet@5c000000ti,am3517-emac ¬davinci_emac¶okay|\¡CDEF<"=\w £ethernet@5c030000ti,davinci_mdio ¬davinci_mdio¶okay|\µB@+serial@4809e000ti,omap3-uart¬uart4 ¶disabled|H à¡Tœ76¡txrx«Ülpinmux@480025d8 ti,omap3-padconfpinctrl-single|H%Ø$+ÄÓäùÿcan@5c050000ti,am3517-hecc ¶disabled|\€\0€\ nhecchecc-rammbx¡€|memory@80000000pmemory|€vmmcregulator-fixed Cvmmc_fixedR2Z j2Z 4Î compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2serial0serial1serial2serial3candevice_typeregclocksclock-namesclock-latencyinterruptsti,hwmodsstatusranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskphandlesysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lock#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extended#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplybus-width#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureremote-wakeup-connectedgpmc,num-csgpmc,num-waitpinsmultipointnum-epsram-bitsti,davinci-ctrl-reg-offsetti,davinci-ctrl-mod-reg-offsetti,davinci-ctrl-ram-offsetti,davinci-ctrl-ram-sizeti,davinci-rmii-enlocal-mac-addressbus_freq