@8$(&amazon,omap4-kc1ti,omap4430ti,omap4 +&7Amazon Kindle Fire (first generation)chosenaliases=/ocp/i2c@48070000B/ocp/i2c@48072000G/ocp/i2c@48060000L/ocp/i2c@48350000Q/ocp/serial@4806a000Y/ocp/serial@4806c000a/ocp/serial@48020000i/ocp/serial@4806e000cpus+cpu@0arm,cortex-a9qcpu}cpu  'O 5aucpu@1arm,cortex-a9qcpu}pmuarm,cortex-a9-pmudebugssinterrupt-controller@48241000arm,cortex-a9-gic H$H$ l2-cache-controller@48242000arm,pl310-cacheH$ /=local-timer@48240600arm,cortex-a9-twd-timerH$  I  interrupt-controller@48281000ti,omap4-wugen-mpu H( socti,omap-inframpu ti,omap4-mpumpuTdsp ti,omap3-c64dspiva ti,ivahdivaocpti,omap4-l3-nocsimple-bus+Yl3_main_1l3_main_2l3_main_3DD EI  l4@4a000000ti,omap4-l4-cfgsimple-bus+ YJcm1@4000ti,omap4-cm1simple-bus@ + Y@ clocks+extalt_clkin_ck` fixed-clockmDpad_clks_src_ck` fixed-clockmpad_clks_ck@108`ti,gate-clock}pad_slimbus_core_clks_ck` fixed-clockmsecure_32k_clk_src_ck` fixed-clockmslimbus_src_clk` fixed-clockmslimbus_clk@108`ti,gate-clock} sys_32k_ck` fixed-clockm0virt_12000000_ck` fixed-clockm2virt_13000000_ck` fixed-clockm]@3virt_16800000_ck` fixed-clockmY4virt_19200000_ck` fixed-clockm$5virt_26000000_ck` fixed-clockm6virt_27000000_ck` fixed-clockm7virt_38400000_ck` fixed-clockmI8tie_low_clock_ck` fixed-clockmutmi_phy_clkout_ck` fixed-clockmxclk60mhsp1_ck` fixed-clockmlxclk60mhsp2_ck` fixed-clockmmxclk60motg_ck` fixed-clockmdpll_abe_ck@1e0`ti,omap4-dpll-m4xen-clock  dpll_abe_x2_ck@1f0`ti,omap4-dpll-x2-clock  dpll_abe_m2x2_ck@1f0`ti,divider-clock  abe_24m_fclk`fixed-factor-clock abe_clk@108`ti,divider-clock dpll_abe_m3x2_ck@1f4`ti,divider-clock core_hsd_byp_clk_mux_ck@12c` ti,mux-clock},dpll_core_ck@120`ti,omap4-dpll-core-clock $,(dpll_core_x2_ck`ti,omap4-dpll-x2-clockdpll_core_m6x2_ck@140`ti,divider-clock@dpll_core_m2_ck@130`ti,divider-clock0ddrphy_ck`fixed-factor-clockdpll_core_m5x2_ck@13c`ti,divider-clock<div_core_ck@100`ti,divider-clockdiv_iva_hs_clk@1dc`ti,divider-clockdiv_mpu_hs_clk@19c`ti,divider-clockdpll_core_m4x2_ck@138`ti,divider-clock8dll_clk_div_ck`fixed-factor-clockdpll_abe_m2_ck@1f0`ti,divider-clock "dpll_core_m3x2_gate_ck@134` ti,composite-no-wait-gate-clock}4dpll_core_m3x2_div_ck@134`ti,composite-divider-clock4dpll_core_m3x2_ck`ti,composite-clock=dpll_core_m7x2_ck@144`ti,divider-clockDiva_hsd_byp_clk_mux_ck@1ac` ti,mux-clock}dpll_iva_ck@1a0`ti,omap4-dpll-clock7dpll_iva_x2_ck`ti,omap4-dpll-x2-clockdpll_iva_m4x2_ck@1b8`ti,divider-clock~dpll_iva_m5x2_ck@1bc`ti,divider-clock] dpll_mpu_ck@160`ti,omap4-dpll-clock`dlhdpll_mpu_m2_ck@170`ti,divider-clockpper_hs_clk_div_ck`fixed-factor-clock#usb_hs_clk_div_ck`fixed-factor-clock)l3_div_ck@100`ti,divider-clock} l4_div_ck@100`ti,divider-clock }lp_clk_div_ck`fixed-factor-clock 9mpu_periphclk`fixed-factor-clockocp_abe_iclk@528`ti,divider-clock !}(%per_abe_24m_fclk`fixed-factor-clock"dummy_ck` fixed-clockmclockdomainsmpuss_cm@300 ti,omap4-cm+ Yclk@20 ti,clkctrl `tesla_cm@400 ti,omap4-cm+ Yclk@20 ti,clkctrl `abe_cm@500 ti,omap4-cm+ Yclk@20 ti,clkctrl l`!cm2@8000ti,omap4-cm2simple-bus0+ Y0clocks+per_hsd_byp_clk_mux_ck@14c` ti,mux-clock#}L$dpll_per_ck@140`ti,omap4-dpll-clock$@DLH%dpll_per_m2_ck@150`ti,divider-clock%P-dpll_per_x2_ck@150`ti,omap4-dpll-x2-clock%P&dpll_per_m2x2_ck@150`ti,divider-clock&P,dpll_per_m3x2_gate_ck@154` ti,composite-no-wait-gate-clock&}T'dpll_per_m3x2_div_ck@154`ti,composite-divider-clock&T(dpll_per_m3x2_ck`ti,composite-clock'(>dpll_per_m4x2_ck@158`ti,divider-clock&X.dpll_per_m5x2_ck@15c`ti,divider-clock&\dpll_per_m6x2_ck@160`ti,divider-clock&`+dpll_per_m7x2_ck@164`ti,divider-clock&ddpll_usb_ck@180`ti,omap4-dpll-j-type-clock)*dpll_usb_clkdcoldo_ck@1b4`ti,fixed-factor-clock*1>dpll_usb_m2_ck@190`ti,divider-clock*/ducati_clk_mux_ck@100` ti,mux-clock+func_12m_fclk`fixed-factor-clock,func_24m_clk`fixed-factor-clock-func_24mc_fclk`fixed-factor-clock,func_48m_fclk@108`ti,divider-clock,%func_48mc_fclk`fixed-factor-clock,func_64m_fclk@108`ti,divider-clock.%func_96m_fclk@108`ti,divider-clock,%init_60m_fclk@104`ti,divider-clock/%kper_abe_nc_fclk@108`ti,divider-clock"sha2md5_fck@15c8`ti,gate-clock }usb_phy_cm_clk32k@640`ti,gate-clock0}@iclockdomainsl3_init_clkdmti,clockdomain*l4_ao_cm@600 ti,omap4-cm+ Yclk@20 ti,clkctrl `[l3_1_cm@700 ti,omap4-cm+ Yclk@20 ti,clkctrl `l3_2_cm@800 ti,omap4-cm+ Yclk@20 ti,clkctrl `ducati_cm@900 ti,omap4-cm + Y clk@20 ti,clkctrl `l3_dma_cm@a00 ti,omap4-cm + Y clk@20 ti,clkctrl `l3_emif_cm@b00 ti,omap4-cm + Y clk@20 ti,clkctrl `d2d_cm@c00 ti,omap4-cm + Y clk@20 ti,clkctrl `l4_cfg_cm@d00 ti,omap4-cm + Y clk@20 ti,clkctrl `l3_instr_cm@e00 ti,omap4-cm+ Yclk@20 ti,clkctrl $`ivahd_cm@f00 ti,omap4-cm+ Yclk@20 ti,clkctrl `iss_cm@1000 ti,omap4-cm+ Yclk@20 ti,clkctrl `gl3_dss_cm@1100 ti,omap4-cm+ Yclk@20 ti,clkctrl `rl3_gfx_cm@1200 ti,omap4-cm+ Yclk@20 ti,clkctrl `ql3_init_cm@1300 ti,omap4-cm+ Yclk@20 ti,clkctrl `fl4_per_cm@1400 ti,omap4-cm+ Yclk@20 ti,clkctrl D`Wscm@2000ti,omap4-scm-coresimple-bus + Y ctrl_module_corescm_conf@0syscon+scm@100000%ti,omap4-scm-padconf-coresimple-bus+ Yctrl_module_pad_corepinmux@40 ti,omap4-padconfpinctrl-single@+L [ydefaultZpinmux_uart3_pinsYpinmux_i2c1_pins\pinmux_i2c2_pins`pinmux_i2c3_pinsapinmux_i2c4_pinsbpinmux_mmc2_pinsP  BDdpinmux_usb_otg_hs_pinsTVXppinmux_twl6030_pins^A]omap4_padconf_global@5a0sysconsimple-busp+ Yp1pbias_regulator@60ti,pbias-omap4ti,pbias-omap`1pbias_mmc_omap4pbias_mmc_omap4w@-cl4@300000ti,omap4-l4-wkupsimple-bus+ Y0counter@4000ti,omap-counter32k@  counter_32kprm@6000 ti,omap4-prm`0 I + Y`0clocks+sys_clkin_ck@110` ti,mux-clock2345678abe_dpll_bypass_clk_mux_ck@108` ti,mux-clock0} abe_dpll_refclk_mux_ck@10c` ti,mux-clock0  dbgclk_mux_ck`fixed-factor-clockl4_wkup_clk_mux_ck@108` ti,mux-clock9syc_clk_div_ck@100`ti,divider-clockusim_ck@1858`ti,divider-clock.}X%:usim_fclk@1858`ti,gate-clock:}Xtrace_clk_div_ck`ti,clkdm-gate-clock ;<bandgap_fclk@1888`ti,gate-clock0}clockdomainsemu_sys_clkdmti,clockdomain<l4_wkup_cm@1800 ti,omap4-cm+ Yclk@20 ti,clkctrl \`jemu_sys_cm@1a00 ti,omap4-cm+ Yclk@20 ti,clkctrl `;scrm@a000ti,omap4-scrm clocks+auxclk0_src_gate_ck@310` ti,composite-no-wait-gate-clock=}?auxclk0_src_mux_ck@310`ti,composite-mux-clock =>}@auxclk0_src_ck`ti,composite-clock?@Aauxclk0_ck@310`ti,divider-clockA}Qauxclk1_src_gate_ck@314` ti,composite-no-wait-gate-clock=}Bauxclk1_src_mux_ck@314`ti,composite-mux-clock =>}Cauxclk1_src_ck`ti,composite-clockBCDauxclk1_ck@314`ti,divider-clockD}Rauxclk2_src_gate_ck@318` ti,composite-no-wait-gate-clock=}Eauxclk2_src_mux_ck@318`ti,composite-mux-clock =>}Fauxclk2_src_ck`ti,composite-clockEFGauxclk2_ck@318`ti,divider-clockG}Sauxclk3_src_gate_ck@31c` ti,composite-no-wait-gate-clock=}Hauxclk3_src_mux_ck@31c`ti,composite-mux-clock =>}Iauxclk3_src_ck`ti,composite-clockHIJauxclk3_ck@31c`ti,divider-clockJ}Tauxclk4_src_gate_ck@320` ti,composite-no-wait-gate-clock=} Kauxclk4_src_mux_ck@320`ti,composite-mux-clock =>} Lauxclk4_src_ck`ti,composite-clockKLMauxclk4_ck@320`ti,divider-clockM} Uauxclk5_src_gate_ck@324` ti,composite-no-wait-gate-clock=}$Nauxclk5_src_mux_ck@324`ti,composite-mux-clock =>}$Oauxclk5_src_ck`ti,composite-clockNOPauxclk5_ck@324`ti,divider-clockP}$Vauxclkreq0_ck@210` ti,mux-clockQRSTUV}auxclkreq1_ck@214` ti,mux-clockQRSTUV}auxclkreq2_ck@218` ti,mux-clockQRSTUV}auxclkreq3_ck@21c` ti,mux-clockQRSTUV}auxclkreq4_ck@220` ti,mux-clockQRSTUV} auxclkreq5_ck@224` ti,mux-clockQRSTUV}$clockdomainsscm@c000ti,omap4-scm-wkupctrl_module_wkuppadconf@1e000%ti,omap4-scm-padconf-wkupsimple-bus+ Yctrl_module_pad_wkuppinmux@40 ti,omap4-padconfpinctrl-single@8+L [ypinmux_twl6030_wkup_pins^ocmcram@40304000 mmio-sram@0@dma-controller@4a056000ti,omap4430-sdmaJ`0I    dma_systemXgpio@4a310000ti,omap4-gpioJ1 Igpio1#5E gpio@48055000ti,omap4-gpioHP Igpio25E gpio@48057000ti,omap4-gpioHp Igpio35E gpio@48059000ti,omap4-gpioH I gpio45E gpio@4805b000ti,omap4-gpioH I!gpio55E gpio@4805d000ti,omap4-gpioH I"gpio65E target-module@48076000ti,sysc-omap4ti,sysc slimbus2H`H` Qrevsysc[h Wfck+ YH`elm@48078000ti,am3352-elmH  Ielm vdisabledgpmc@50000000ti,omap4430-gpmcP+ I}Xrxtxgpmc fck 5Eserial@4806a000ti,omap4-uartH IHuart1mlserial@4806c000ti,omap4-uartH IIuart2mlserial@48020000ti,omap4-uartH IJuart3mldefaultYJZserial@4806e000ti,omap4-uartH IFuart4mltarget-module@4a0db000ti,sysc-omap4-srti,syscsmartreflex_ivaJ 8Qsysc[h [fck+ YJ smartreflex@0ti,omap4-smartreflex-iva Iftarget-module@4a0dd000ti,sysc-omap4-srti,syscsmartreflex_coreJ 8Qsysc[h [fck+ YJ smartreflex@0ti,omap4-smartreflex-core Itarget-module@4a0d9000ti,sysc-omap4-srti,syscsmartreflex_mpuJ 8Qsysc[h [fck+ YJ smartreflex@0ti,omap4-smartreflex-mpu Ispinlock@4a0f6000ti,omap4-hwspinlockJ` spinlocki2c@48070000 ti,omap4-i2cH I8+i2c1default\mtwl@48H I ti,twl6030 default]^powerti,twl6030-powerrtcti,twl4030-rtcI regulator-vaux1ti,twl6030-vaux1B@-eregulator-vaux2ti,twl6030-vaux2O*regulator-vaux3ti,twl6030-vaux3B@-regulator-vmmcti,twl6030-vmmcO-regulator-vppti,twl6030-vppw@&%regulator-vusimti,twl6030-vusimO,@ regulator-vdacti,twl6030-vdacregulator-vanati,twl6030-vanaregulator-vcxioti,twl6030-vcxioregulator-vusbti,twl6030-vusb_regulator-v1v8ti,twl6030-v1v8regulator-v2v1ti,twl6030-v2v1usb-comparatorti,twl6030-usbI _pwmti,twl6030-pwm#vpwmledti,twl6030-pwmled#gpadcti,twl6030-gpadcI.i2c@48072000 ti,omap4-i2cH  I9+i2c2default`mi2c@48060000 ti,omap4-i2cH I=+i2c3defaultami2c@48350000 ti,omap4-i2cH5 I>+i2c4defaultbmspi@48098000ti,omap4-mcspiH  IA+mcspi1@@}X#X$X%X&X'X(X)X* tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap4-mcspiH  IB+mcspi2@ }X+X,X-X.tx0rx0tx1rx11w@480b2000 ti,omap3-1wH  I:hdq1wspi@480b8000ti,omap4-mcspiH  I[+mcspi3@}XXtx0rx0spi@480ba000ti,omap4-mcspiH  I0+mcspi4@}XFXGtx0rx0mmc@4809c000ti,omap4-hsmmcH  ISmmc1N[}X=X>txrxrc vdisabledmmc@480b4000ti,omap4-hsmmcH @ IVmmc2[}X/X0txrxdefaultdemmc@480ad000ti,omap4-hsmmcH  I^mmc3[}XMXNtxrx vdisabledmmc@480d1000ti,omap4-hsmmcH  I`mmc4[}X9X:txrx vdisabledmmc@480d5000ti,omap4-hsmmcH P I;mmc5[}X;X<txrxhsi@4a058000 ti,omap4-hsiJ@JQsysgddhsi fhsi_fck IGgdd_mpu+ YJ@hsi-port@2000ti,omap4-hsi-port (Qtxrx IChsi-port@3000ti,omap4-hsi-port08Qtxrx IDmmu@4a066000ti,omap4-iommuJ` Immu_dsptarget-module@52000000ti,sysc-omap4ti,syscissRR Qrevsysc[h gfck+ YRmmu@55082000ti,omap4-iommuU  Idmmu_ipuwdt@4a314000ti,omap4-wdtti,omap3-wdtJ1@ IP wd_timer2wdt@40130000ti,omap4-wdtti,omap3-wdt@I I$ wd_timer3mcpdm@40132000ti,omap4-mcpdm@ I Qmpudma Ipmcpdm}XAXBup_linkdn_link vdisableddmic@4012e000ti,omap4-dmic@IQmpudma Irdmic}XCup_link vdisabledmcbsp@40122000ti,omap4-mcbsp@ I Qmpudma Icommonmcbsp1}X!X"txrx vdisabledmcbsp@40124000ti,omap4-mcbsp@@I@Qmpudma Icommonmcbsp2}XXtxrx vdisabledmcbsp@40126000ti,omap4-mcbsp@`I`Qmpudma Icommonmcbsp3}XXtxrx vdisabledtarget-module@40128000ti,sysc-mcaspti,syscmcasp@@ Qrevsysch ! fck+Y@IItarget-module@4012c000ti,sysc-omap4ti,sysc slimbus1@@ Qrevsysc[h !@fck+Y@IItarget-module@401f1000ti,sysc-omap4ti,syscaess@@ Qrevsysc h !fck+Y@IImcbsp@48096000ti,omap4-mcbspH `Qmpu Icommonmcbsp4}XX txrx vdisabledkeypad@4a31c000ti,omap4-keypadJ1 IxQmpukbddmm@4e000000 ti,omap4-dmmN Iqdmmemif@4c000000 ti,emif-4dL Inemif1'<emif@4d000000 ti,emif-4dM Ioemif2'<ocp2scp@4a0ad000ti,omap-ocp2scpJ +Yocp2scp_usb_phyusb2phy@4a0ad080 ti,omap-usb2J ЀXOhiwkupclk[nmailbox@4a0f4000ti,omap4-mailboxJ@ Imailboxfrmbox_ipu  mbox_dsp  target-module@4a10a000ti,sysc-omap4ti,syscfdifJJ Qrevsysc[  h gfck+ YJtimer@4a318000ti,omap3430-timerJ1 I%timer1 j fcktimer@48032000ti,omap3430-timerH  I&timer2timer@48034000ti,omap4430-timerH@ I'timer3timer@48036000ti,omap4430-timerH` I(timer4timer@40138000ti,omap4430-timer@I I)timer5timer@4013a000ti,omap4430-timer@I I*timer6timer@4013c000ti,omap4430-timer@I I+timer7timer@4013e000ti,omap4430-timer@I I,timer8timer@4803e000ti,omap4430-timerH I-timer9timer@48086000ti,omap3430-timerH` I.timer10timer@48088000ti,omap4430-timerH I/timer11usbhstll@4a062000 ti,usbhs-tllJ  IN usb_tll_hsusbhshost@4a064000ti,usbhs-hostJ@ usb_host_hs+Y klm3refclk_60m_intrefclk_60m_ext_p1refclk_60m_ext_p2ohci@4a064800ti,ohci-omap3JH ILehci@4a064c00 ti,ehci-omapJL IMcontrol-phy@4a002300ti,control-phy-usb2J#Qpowerhcontrol-phy@4a00233cti,control-phy-otghsJ#<Qotghs_controlousb_otg_hs@4a0ab000ti,omap4-musbJ I\]mcdma usb_otg_hsnn usb2-phy Oodefaultp /42aes@4b501000 ti,omap4-aesaes1KP IU}XoXntxrxaes@4b701000 ti,omap4-aesaes2Kp I@}XrXqtxrxdes@480a5000 ti,omap4-desdesH P IR}XuXttxrxsham@4b100000ti,omap4-shamshamK I3}Xwrxregulator-abb-mpu ti,abb-v2abb_mpu+:S2dvokayJ0{J0`Qbase-addressint-addressxtO1regulator-abb-iva ti,abb-v2abb_iva+:S2d vdisabledJ0{J0`Qbase-addressint-addresstarget-module@56000000ti,sysc-omap4ti,syscgpuVV Qrevsysch qfck+ YVdss@58000000 ti,omap4-dssX vdisabled dss_core rfck+Ydispc@58001000ti,omap4-dispcX I dss_dispc rfckencoder@58002000ti,omap4-rfbiX  vdisabled dss_rfbir fckickencoder@58003000ti,omap4-vencX0 vdisabled dss_venc r fckencoder@58004000 ti,omap4-dsiX@XB@XC Qprotophypll I5 vdisabled dss_dsi1rr  fcksys_clkencoder@58005000 ti,omap4-dsiXPXR@XS Qprotophypll IT vdisabled dss_dsi2rr  fcksys_clkencoder@58006000ti,omap4-hdmi X`XbXcXdQwppllphycore Ie vdisabled dss_hdmir r  fcksys_clk}XL audio_txbandgap@4a002260J"`J#,ti,omap4430-bandgapsthermal-zonescpu_thermalsN tripscpu_alertxpassivetcpu_critH xcriticalcooling-mapsmap0t umemory@80000000qmemory pwmleds pwm-ledsgreengreen vw5 orangeorange vw5  compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2i2c3serial0serial1serial2serial3device_typenext-level-cacheregclocksclock-namesclock-latencyoperating-pointscooling-min-levelcooling-max-level#cooling-cellsphandleti,hwmodsinterrupt-controller#interrupt-cellscache-unifiedcache-levelinterruptssramranges#clock-cellsclock-frequencyti,bit-shiftti,max-divti,autoidle-shiftti,index-starts-at-oneti,invert-autoidle-bitclock-multclock-divti,index-power-of-twoassigned-clocksassigned-clock-ratesti,dividersti,clock-divti,clock-mult#pinctrl-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsreg-namesti,sysc-maskti,sysc-sidlestatusdmasdma-namesgpmc,num-csgpmc,num-waitpinsti,no-idle-on-initpinctrl-0interrupts-extended#hwlock-cellsti,system-power-controllerregulator-always-onusb-supply#pwm-cells#io-channel-cellsti,spi-num-csti,dual-voltti,needs-special-resetpbias-supplyvmmc-supplyti,non-removablebus-widthinterrupt-names#iommu-cellsti,sysc-midleti,sysc-delay-usti,iommu-bus-err-backti,buffer-sizephy-typehw-caps-read-idle-ctrlhw-caps-ll-interfacehw-caps-temp-alertctrl-module#phy-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,timer-alwonti,timer-dspti,timer-pwmremote-wakeup-connectedusb-phyphysphy-namesmultipointnum-epsram-bitsinterface-typemodepowerti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_info#thermal-sensor-cellspolling-delay-passivepolling-delaythermal-sensorscoefficientstemperaturehysteresistripcooling-devicelabelpwmsmax-brightness