n8( ʔ$ti,omap4-pandati,omap4430ti,omap4 +7TI OMAP4 PandaBoardchosen=/ocp/serial@48020000aliasesI/ocp/i2c@48070000N/ocp/i2c@48072000S/ocp/i2c@48060000X/ocp/i2c@48350000]/ocp/serial@4806a000e/ocp/serial@4806c000m/ocp/serial@48020000u/ocp/serial@4806e000 }/connector0 /connector17/ocp/usbhshost@4a064000/ehci@4a064c00/hub@1/usbether@1cpus+cpu@0arm,cortex-a9cpucpu  'O 5acpu@1arm,cortex-a9cpupmuarm,cortex-a9-pmu&debugssinterrupt-controller@48241000arm,cortex-a9-gic0EH$H$ l2-cache-controller@48242000arm,pl310-cacheH$ Vdlocal-timer@48240600arm,cortex-a9-twd-timerH$  p  interrupt-controller@48281000ti,omap4-wugen-mpu0EH( socti,omap-inframpu ti,omap4-mpu&mpu{dsp ti,omap3-c64&dspiva ti,ivahd&ivaocpti,omap4-l3-nocsimple-bus+&l3_main_1l3_main_2l3_main_3DD Ep  l4@4a000000ti,omap4-l4-cfgsimple-bus+ Jcm1@4000ti,omap4-cm1simple-bus@ + @ clocks+extalt_clkin_ck fixed-clockDpad_clks_src_ck fixed-clockpad_clks_ck@108ti,gate-clockpad_slimbus_core_clks_ck fixed-clocksecure_32k_clk_src_ck fixed-clockslimbus_src_clk fixed-clockslimbus_clk@108ti,gate-clock sys_32k_ck fixed-clock0virt_12000000_ck fixed-clock7virt_13000000_ck fixed-clock]@8virt_16800000_ck fixed-clockY9virt_19200000_ck fixed-clock$:virt_26000000_ck fixed-clock;virt_27000000_ck fixed-clock<virt_38400000_ck fixed-clockI=tie_low_clock_ck fixed-clockutmi_phy_clkout_ck fixed-clockxclk60mhsp1_ck fixed-clockzxclk60mhsp2_ck fixed-clock{xclk60motg_ck fixed-clockdpll_abe_ck@1e0ti,omap4-dpll-m4xen-clock  dpll_abe_x2_ck@1f0ti,omap4-dpll-x2-clock  dpll_abe_m2x2_ck@1f0ti,divider-clock  abe_24m_fclkfixed-factor-clock abe_clk@108ti,divider-clock dpll_abe_m3x2_ck@1f4ti,divider-clock core_hsd_byp_clk_mux_ck@12c ti,mux-clock,dpll_core_ck@120ti,omap4-dpll-core-clock $,(dpll_core_x2_ckti,omap4-dpll-x2-clockdpll_core_m6x2_ck@140ti,divider-clock@dpll_core_m2_ck@130ti,divider-clock0ddrphy_ckfixed-factor-clockdpll_core_m5x2_ck@13cti,divider-clock<div_core_ck@100ti,divider-clockdiv_iva_hs_clk@1dcti,divider-clockdiv_mpu_hs_clk@19cti,divider-clockdpll_core_m4x2_ck@138ti,divider-clock8dll_clk_div_ckfixed-factor-clockdpll_abe_m2_ck@1f0ti,divider-clock "dpll_core_m3x2_gate_ck@134 ti,composite-no-wait-gate-clock4dpll_core_m3x2_div_ck@134ti,composite-divider-clock4dpll_core_m3x2_ckti,composite-clockBdpll_core_m7x2_ck@144ti,divider-clockDiva_hsd_byp_clk_mux_ck@1ac ti,mux-clockdpll_iva_ck@1a0ti,omap4-dpll-clock'77dpll_iva_x2_ckti,omap4-dpll-x2-clockdpll_iva_m4x2_ck@1b8ti,divider-clock'7~dpll_iva_m5x2_ck@1bcti,divider-clock'7] dpll_mpu_ck@160ti,omap4-dpll-clock`dlhdpll_mpu_m2_ck@170ti,divider-clockpper_hs_clk_div_ckfixed-factor-clock#usb_hs_clk_div_ckfixed-factor-clock)l3_div_ck@100ti,divider-clock l4_div_ck@100ti,divider-clock lp_clk_div_ckfixed-factor-clock >mpu_periphclkfixed-factor-clockocp_abe_iclk@528ti,divider-clock !(Lper_abe_24m_fclkfixed-factor-clock"dummy_ck fixed-clockclockdomainsmpuss_cm@300 ti,omap4-cm+ clk@20 ti,clkctrl tesla_cm@400 ti,omap4-cm+ clk@20 ti,clkctrl abe_cm@500 ti,omap4-cm+ clk@20 ti,clkctrl l!cm2@8000ti,omap4-cm2simple-bus0+ 0clocks+per_hsd_byp_clk_mux_ck@14c ti,mux-clock#L$dpll_per_ck@140ti,omap4-dpll-clock$@DLH%dpll_per_m2_ck@150ti,divider-clock%P-dpll_per_x2_ck@150ti,omap4-dpll-x2-clock%P&dpll_per_m2x2_ck@150ti,divider-clock&P,dpll_per_m3x2_gate_ck@154 ti,composite-no-wait-gate-clock&T'dpll_per_m3x2_div_ck@154ti,composite-divider-clock&T(dpll_per_m3x2_ckti,composite-clock'(Cdpll_per_m4x2_ck@158ti,divider-clock&X.dpll_per_m5x2_ck@15cti,divider-clock&\dpll_per_m6x2_ck@160ti,divider-clock&`+dpll_per_m7x2_ck@164ti,divider-clock&ddpll_usb_ck@180ti,omap4-dpll-j-type-clock)*dpll_usb_clkdcoldo_ck@1b4ti,fixed-factor-clock*Xedpll_usb_m2_ck@190ti,divider-clock*/ducati_clk_mux_ck@100 ti,mux-clock+func_12m_fclkfixed-factor-clock,func_24m_clkfixed-factor-clock-func_24mc_fclkfixed-factor-clock,func_48m_fclk@108ti,divider-clock,Lfunc_48mc_fclkfixed-factor-clock,func_64m_fclk@108ti,divider-clock.Lfunc_96m_fclk@108ti,divider-clock,Linit_60m_fclk@104ti,divider-clock/Lyper_abe_nc_fclk@108ti,divider-clock"sha2md5_fck@15c8ti,gate-clock usb_phy_cm_clk32k@640ti,gate-clock0@wclockdomainsl3_init_clkdmti,clockdomain*l4_ao_cm@600 ti,omap4-cm+ clk@20 ti,clkctrl _l3_1_cm@700 ti,omap4-cm+ clk@20 ti,clkctrl l3_2_cm@800 ti,omap4-cm+ clk@20 ti,clkctrl ducati_cm@900 ti,omap4-cm +  clk@20 ti,clkctrl l3_dma_cm@a00 ti,omap4-cm +  clk@20 ti,clkctrl l3_emif_cm@b00 ti,omap4-cm +  clk@20 ti,clkctrl d2d_cm@c00 ti,omap4-cm +  clk@20 ti,clkctrl l4_cfg_cm@d00 ti,omap4-cm +  clk@20 ti,clkctrl l3_instr_cm@e00 ti,omap4-cm+ clk@20 ti,clkctrl $ivahd_cm@f00 ti,omap4-cm+ clk@20 ti,clkctrl iss_cm@1000 ti,omap4-cm+ clk@20 ti,clkctrl ql3_dss_cm@1100 ti,omap4-cm+ clk@20 ti,clkctrl l3_gfx_cm@1200 ti,omap4-cm+ clk@20 ti,clkctrl l3_init_cm@1300 ti,omap4-cm+ clk@20 ti,clkctrl pl4_per_cm@1400 ti,omap4-cm+ clk@20 ti,clkctrl D\scm@2000ti,omap4-scm-coresimple-bus +  &ctrl_module_corescm_conf@0syscon+scm@100000%ti,omap4-scm-padconf-coresimple-bus+ &ctrl_module_pad_corepinmux@40 ti,omap4-padconfpinctrl-single@+sE0default12345^pinmux_twl6040_pins`dpinmux_mcpdm_pins(rpinmux_mcbsp1_pins tpinmux_dss_dpi_pins"$&(*,.0246tvxz|~1pinmux_tfp410_pinsD2pinmux_dss_hdmi_pinsZ\^3pinmux_tpd12s015_pins"HX 4pinmux_hsusbb1_pins`           5pinmux_i2c1_pins`pinmux_i2c2_pinshpinmux_i2c3_pinsipinmux_i2c4_pinsjpinmux_wl12xx_gpio &,02pinmux_wl12xx_pins@8:  mpinmux_twl6030_pins^Aaomap4_padconf_global@5a0sysconsimple-busp+ p6pbias_regulator@60ti,pbias-omap4ti,pbias-omap`6pbias_mmc_omap4pbias_mmc_omap4w@-kl4@300000ti,omap4-l4-wkupsimple-bus+ 0counter@4000ti,omap-counter32k@  &counter_32kprm@6000 ti,omap4-prm`0 p + `0clocks+sys_clkin_ck@110 ti,mux-clock789:;<=abe_dpll_bypass_clk_mux_ck@108 ti,mux-clock0 abe_dpll_refclk_mux_ck@10c ti,mux-clock0  dbgclk_mux_ckfixed-factor-clockl4_wkup_clk_mux_ck@108 ti,mux-clock>syc_clk_div_ck@100ti,divider-clockusim_ck@1858ti,divider-clock.XL?usim_fclk@1858ti,gate-clock?Xtrace_clk_div_ckti,clkdm-gate-clock @Abandgap_fclk@1888ti,gate-clock0clockdomainsemu_sys_clkdmti,clockdomainAl4_wkup_cm@1800 ti,omap4-cm+ clk@20 ti,clkctrl \xemu_sys_cm@1a00 ti,omap4-cm+ clk@20 ti,clkctrl @scrm@a000ti,omap4-scrm clocks+auxclk0_src_gate_ck@310 ti,composite-no-wait-gate-clockBDauxclk0_src_mux_ck@310ti,composite-mux-clock BCEauxclk0_src_ckti,composite-clockDEFauxclk0_ck@310ti,divider-clockFVauxclk1_src_gate_ck@314 ti,composite-no-wait-gate-clockBGauxclk1_src_mux_ck@314ti,composite-mux-clock BCHauxclk1_src_ckti,composite-clockGHIauxclk1_ck@314ti,divider-clockIWauxclk2_src_gate_ck@318 ti,composite-no-wait-gate-clockBJauxclk2_src_mux_ck@318ti,composite-mux-clock BCKauxclk2_src_ckti,composite-clockJKLauxclk2_ck@318ti,divider-clockLXauxclk3_src_gate_ck@31c ti,composite-no-wait-gate-clockBMauxclk3_src_mux_ck@31cti,composite-mux-clock BCNauxclk3_src_ckti,composite-clockMNOauxclk3_ck@31cti,divider-clockOYauxclk4_src_gate_ck@320 ti,composite-no-wait-gate-clockB Pauxclk4_src_mux_ck@320ti,composite-mux-clock BC Qauxclk4_src_ckti,composite-clockPQRauxclk4_ck@320ti,divider-clockR Zauxclk5_src_gate_ck@324 ti,composite-no-wait-gate-clockB$Sauxclk5_src_mux_ck@324ti,composite-mux-clock BC$Tauxclk5_src_ckti,composite-clockSTUauxclk5_ck@324ti,divider-clockU$[auxclkreq0_ck@210 ti,mux-clockVWXYZ[auxclkreq1_ck@214 ti,mux-clockVWXYZ[auxclkreq2_ck@218 ti,mux-clockVWXYZ[auxclkreq3_ck@21c ti,mux-clockVWXYZ[auxclkreq4_ck@220 ti,mux-clockVWXYZ[ auxclkreq5_ck@224 ti,mux-clockVWXYZ[$clockdomainsscm@c000ti,omap4-scm-wkup&ctrl_module_wkuppadconf@1e000%ti,omap4-scm-padconf-wkupsimple-bus+ &ctrl_module_pad_wkuppinmux@40 ti,omap4-padconfpinctrl-single@8+sE0pinmux_leds_wkpinspinmux_twl6030_wkup_pinsbocmcram@40304000 mmio-sram@0@dma-controller@4a056000ti,omap4430-sdmaJ`0p  /: G &dma_system]gpio@4a310000ti,omap4-gpioJ1 p&gpio1Tfv0Egpio@48055000ti,omap4-gpioHP p&gpio2fv0Eogpio@48057000ti,omap4-gpioHp p&gpio3fv0Egpio@48059000ti,omap4-gpioH p &gpio4fv0Eegpio@4805b000ti,omap4-gpioH p!&gpio5fv0Egpio@4805d000ti,omap4-gpioH p"&gpio6fv0Etarget-module@48076000ti,sysc-omap4ti,sysc &slimbus2H`H` revsysc \fck+ H`elm@48078000ti,am3352-elmH  p&elm disabledgpmc@50000000ti,omap4430-gpmcP+ p]rxtx&gpmc fck0Efvserial@4806a000ti,omap4-uartH pH&uart1lserial@4806c000ti,omap4-uartH pI&uart2lI^serial@48020000ti,omap4-uartH pJ&uart3lJ^serial@4806e000ti,omap4-uartH pF&uart4lF^target-module@4a0db000ti,sysc-omap4-srti,sysc&smartreflex_ivaJ 8sysc _fck+ J smartreflex@0ti,omap4-smartreflex-iva pftarget-module@4a0dd000ti,sysc-omap4-srti,sysc&smartreflex_coreJ 8sysc _fck+ J smartreflex@0ti,omap4-smartreflex-core ptarget-module@4a0d9000ti,sysc-omap4-srti,sysc&smartreflex_mpuJ 8sysc _fck+ J smartreflex@0ti,omap4-smartreflex-mpu pspinlock@4a0f6000ti,omap4-hwspinlockJ` &spinlocki2c@48070000 ti,omap4-i2cH p8+&i2c1default`twl@48H p ti,twl60300Edefaultabrtcti,twl4030-rtcp regulator-vaux1ti,twl6030-vaux1B@-regulator-vaux2ti,twl6030-vaux2O*regulator-vaux3ti,twl6030-vaux3B@-regulator-vmmcti,twl6030-vmmcO-lregulator-vppti,twl6030-vppw@&%regulator-vusimti,twl6030-vusimO,@ regulator-vdacti,twl6030-vdacregulator-vanati,twl6030-vanaregulator-vcxioti,twl6030-vcxioregulator-vusbti,twl6030-vusbcregulator-v1v8ti,twl6030-v1v8fregulator-v2v1ti,twl6030-v2v1gusb-comparatorti,twl6030-usbp $cpwmti,twl6030-pwm/pwmledti,twl6030-pwmled/gpadcti,twl6030-gpadcp:twl@4b ti,twl6040Kdefaultd pw Le]fhgtsi2c@48072000 ti,omap4-i2cH  p9+&i2c2defaulthi2c@48060000 ti,omap4-i2cH p=+&i2c3defaultieeprom@50 ti,eepromPi2c@48350000 ti,omap4-i2cH5 p>+&i2c4defaultjspi@48098000ti,omap4-mcspiH  pA+&mcspi1@]#]$]%]&]'](])]* tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap4-mcspiH  pB+&mcspi2 ]+],]-].tx0rx0tx1rx11w@480b2000 ti,omap3-1wH  p:&hdq1wspi@480b8000ti,omap4-mcspiH  p[+&mcspi3]]tx0rx0spi@480ba000ti,omap4-mcspiH  p0+&mcspi4]F]Gtx0rx0mmc@4809c000ti,omap4-hsmmcH  pS&mmc1]=]>txrxklmmc@480b4000ti,omap4-hsmmcH @ pV&mmc2]/]0txrx disabledmmc@480ad000ti,omap4-hsmmcH  p^&mmc3]M]Ntxrx disabledmmc@480d1000ti,omap4-hsmmcH  p`&mmc4]9]:txrx disabledmmc@480d5000ti,omap4-hsmmcH P p;&mmc5];]<txrxdefaultmn;^+wlcore@2 ti,wl1271 opIhsi@4a058000 ti,omap4-hsiJ@Jsysgdd&hsi phsi_fck pGgdd_mpu+ J@hsi-port@2000ti,omap4-hsi-port (txrx pChsi-port@3000ti,omap4-hsi-port08txrx pDmmu@4a066000ti,omap4-iommuJ` p&mmu_dsp!target-module@52000000ti,sysc-omap4ti,sysc&issRR revsysc.< qfck+ Rmmu@55082000ti,omap4-iommuU  pd&mmu_ipu!Mwdt@4a314000ti,omap4-wdtti,omap3-wdtJ1@ pP &wd_timer2wdt@40130000ti,omap4-wdtti,omap3-wdt@I p$ &wd_timer3mcpdm@40132000ti,omap4-mcpdm@ I mpudma pp&mcpdm]A]Bup_linkdn_linkokaydefaultrspdmclkdmic@4012e000ti,omap4-dmic@Impudma pr&dmic]Cup_link disabledmcbsp@40122000ti,omap4-mcbsp@ I mpudma pcommonc&mcbsp1]!]"txrxokaydefaulttmcbsp@40124000ti,omap4-mcbsp@@I@mpudma pcommonc&mcbsp2]]txrx disabledmcbsp@40126000ti,omap4-mcbsp@`I`mpudma pcommonc&mcbsp3]]txrx disabledtarget-module@40128000ti,sysc-mcaspti,sysc&mcasp@@ revsysc ! fck+@IItarget-module@4012c000ti,sysc-omap4ti,sysc &slimbus1@@ revsysc !@fck+@IItarget-module@401f1000ti,sysc-omap4ti,sysc&aess@@ revsysc.  !fck+@IImcbsp@48096000ti,omap4-mcbspH `mpu pcommonc&mcbsp4]] txrx disabledkeypad@4a31c000ti,omap4-keypadJ1 pxmpu&kbddmm@4e000000 ti,omap4-dmmN pq&dmmemif@4c000000 ti,emif-4dL pn&emif1r{uemif@4d000000 ti,emif-4dM po&emif2r{uocp2scp@4a0ad000ti,omap-ocp2scpJ +&ocp2scp_usb_phyusb2phy@4a0ad080 ti,omap-usb2J ЀXvwwkupclk}mailbox@4a0f4000ti,omap4-mailboxJ@ p&mailboxmbox_ipu  #mbox_dsp  #target-module@4a10a000ti,sysc-omap4ti,sysc&fdifJJ revsysc . < qfck+ Jtimer@4a318000ti,omap3430-timerJ1 p%&timer1. x fcktimer@48032000ti,omap3430-timerH  p&&timer2timer@48034000ti,omap4430-timerH@ p'&timer3timer@48036000ti,omap4430-timerH` p(&timer4timer@40138000ti,omap4430-timer@I p)&timer5=timer@4013a000ti,omap4430-timer@I p*&timer6=timer@4013c000ti,omap4430-timer@I p+&timer7=timer@4013e000ti,omap4430-timer@I p,&timer8J=timer@4803e000ti,omap4430-timerH p-&timer9Jtimer@48086000ti,omap3430-timerH` p.&timer10Jtimer@48088000ti,omap4430-timerH p/&timer11Jusbhstll@4a062000 ti,usbhs-tllJ  pN &usb_tll_hsusbhshost@4a064000ti,usbhs-hostJ@ &usb_host_hs+ yz{3refclk_60m_intrefclk_60m_ext_p1refclk_60m_ext_p2 Wehci-phyohci@4a064800ti,ohci-omap3JH pLbehci@4a064c00 ti,ehci-omapJL pMz|+hub@1 usb424,9514+usbether@1 usb424,ec00control-phy@4a002300ti,control-phy-usb2J#powervcontrol-phy@4a00233cti,control-phy-otghsJ#<otghs_control~usb_otg_hs@4a0ab000ti,omap4-musbJ p\]mcdma &usb_otg_hs}z} usb2-phy ~]2aes@4b501000 ti,omap4-aes&aes1KP pU]o]ntxrxaes@4b701000 ti,omap4-aes&aes2Kp p@]r]qtxrxdes@480a5000 ti,omap4-des&desH P pR]u]ttxrxsham@4b100000ti,omap4-sham&shamK p3]wrxregulator-abb-mpu ti,abb-v2abb_mpu+2okayJ0{J0`base-addressint-addressxO1regulator-abb-iva ti,abb-v2abb_iva+€2 disabledJ0{J0`base-addressint-addresstarget-module@56000000ti,sysc-omap4ti,sysc&gpuVV revsysc. fck+ Vdss@58000000 ti,omap4-dssXok &dss_core fck+dispc@58001000ti,omap4-dispcX p &dss_dispc fckencoder@58002000ti,omap4-rfbiX  disabled &dss_rfbi fckickencoder@58003000ti,omap4-vencX0 disabled &dss_venc fckencoder@58004000 ti,omap4-dsiX@XB@XC protophypll p5 disabled &dss_dsi1  fcksys_clkencoder@58005000 ti,omap4-dsiXPXR@XS protophypll pTok &dss_dsi2  fcksys_clkencoder@58006000ti,omap4-hdmi X`XbXcXdwppllphycore peok &dss_hdmi  fcksys_clk]L audio_txportendpointportendpoint/bandgap@4a002260J"`J#,ti,omap4430-bandgap:thermal-zonescpu_thermalPftN tripscpu_alertpassivecpu_critH criticalcooling-mapsmap0 lpddr2#Elpida,ECB240ABACNjedec,lpddr2-s4 *7DSulpddr2-timings@0jedec,lpddr2-timings`iׄrRxFP}:'LLL:|P_~@B@pplpddr2-timings@1jedec,lpddr2-timings`i rRxFP}:''LL:|P_~@B@ppmemory@80000000memory@leds gpio-ledsdefaultheartbeatpandaboard::status1  heartbeatmmcpandaboard::status2 mmc0soundti,abe-twl6040 PandaBoard I  (s 3Headset StereophoneHSOLHeadset StereophoneHSORExt SpkHFLExt SpkHFRLine OutAUXLLine OutAUXRHSMICHeadset MicHeadset MicHeadset Mic BiasAFMLLine InAFMRLine Inhsusb1_power_regregulator-fixed hsusb1_vbus2Z2Z X Dpt Uhsusb1_phyusb-nop-xceiv go sY main_clk$|wl12xx_vmmcdefaultregulator-fixedvwl1271w@w@ Xo  Dptnencoder0 ti,tfp410 ~ports+port@0endpointport@1endpointconnector0dvi-connectordvi  portendpointencoder1 ti,tpd12s015$oo oports+port@0endpointport@1endpointconnector1hdmi-connectorhdmiaportendpoint compatibleinterrupt-parent#address-cells#size-cellsmodelstdout-pathi2c0i2c1i2c2i2c3serial0serial1serial2serial3display0display1ethernetdevice_typenext-level-cacheregclocksclock-namesclock-latencyoperating-pointscooling-min-levelcooling-max-level#cooling-cellsphandleti,hwmodsinterrupt-controller#interrupt-cellscache-unifiedcache-levelinterruptssramranges#clock-cellsclock-frequencyti,bit-shiftti,max-divti,autoidle-shiftti,index-starts-at-oneti,invert-autoidle-bitclock-multclock-divti,index-power-of-twoassigned-clocksassigned-clock-ratesti,dividersti,clock-divti,clock-mult#pinctrl-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsreg-namesti,sysc-maskti,sysc-sidlestatusdmasdma-namesgpmc,num-csgpmc,num-waitpinsti,no-idle-on-initinterrupts-extended#hwlock-cellsregulator-always-onusb-supply#pwm-cells#io-channel-cellsti,audpwron-gpiovio-supplyv2v1-supplyenable-active-highti,spi-num-csti,dual-voltti,needs-special-resetpbias-supplyvmmc-supplybus-widthnon-removablecap-power-off-cardref-clock-frequencyinterrupt-names#iommu-cellsti,sysc-midleti,sysc-delay-usti,iommu-bus-err-backti,buffer-sizephy-typehw-caps-read-idle-ctrlhw-caps-ll-interfacehw-caps-temp-alertcs1-useddevice-handlectrl-module#phy-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,timer-alwonti,timer-dspti,timer-pwmport1-moderemote-wakeup-connectedphysusb-phyphy-namesmultipointnum-epsram-bitsinterface-typepowerti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infovdd-supplyvdda-supplyremote-endpointdata-lines#thermal-sensor-cellspolling-delay-passivepolling-delaythermal-sensorscoefficientstemperaturehysteresistripcooling-devicedensityio-widthtRPab-min-tcktRCD-min-tcktWR-min-tcktRASmin-min-tcktRRD-min-tcktWTR-min-tcktXP-min-tcktRTP-min-tcktCKE-min-tcktCKESR-min-tcktFAW-min-tckmin-freqmax-freqtRPabtRCDtWRtRAS-mintRRDtWTRtXPtRTPtCKESRtDQSCK-maxtFAWtZQCStZQCLtZQinittRAS-max-nstDQSCK-max-deratedlabelgpioslinux,default-triggerti,modelti,mclk-freqti,mcpdmti,twl6040ti,audio-routingstartup-delay-usregulator-boot-onreset-gpiosvcc-supplypowerdown-gpiosdigitalddc-i2c-bus