8x(@1Qualcomm Technologies, Inc. IPQ40xx/AP-DK01.1-C1 !qcom,ipq4019,chosenaliases=/soc/spi@78b5000B/soc/i2c@78b7000memoryGmemoryScpuscpu@0Gcpu!arm,cortex-a7Wqcom,kpss-acc-v1enSw ~  @  )cpu@1Gcpu!arm,cortex-a7Wqcom,kpss-acc-v1enSw ~cpu@2Gcpu!arm,cortex-a7Wqcom,kpss-acc-v1enSw ~cpu@3Gcpu!arm,cortex-a7Wqcom,kpss-acc-v1e n Sw ~pmu!arm,cortex-a7-pmu clockssleep_clk !fixed-clock~xo !fixed-clock~ltimer!arm,armv7-timer0~lsoc !simple-businterrupt-controller@b000000!qcom,msm-qgic2S  clock-controller@1800000!qcom,gcc-ipq4019Srng@22000 !qcom,prngS @w+coreokpinctrl@1000000!qcom,ipq4019-pinctrlS0*  serial_pinmuxmux6gpio60gpio61 ;blsp_uart0Dspi_0_pinmux pinmux ;blsp_spi06gpio55gpio56gpio57pinmux_cs;gpio6gpio54pinconf6gpio55gpio56gpio57Q Dpinconf_cs6gpio54QD`dma@7884000!qcom,bam-v1.7.0S@0 wbam_clklwokspi@78b5000!qcom,spi-qup-v2.2.1SP _w coreifaceok default  6mx25l25635e@0S !mx25l25635en6i2c@78b7000!qcom,i2c-qup-v2.2.1Sp aw ifacecore disableddma@8e04000!qcom,bam-v1.7.0S@ w!bam_clklwok crypto@8e3a000!qcom,crypto-v5.1S`w!"#ifacebuscore  rxtxokclock-controller@b088000!qcom,kpss-acc-v1S  clock-controller@b098000!qcom,kpss-acc-v1S  clock-controller@b0a8000!qcom,kpss-acc-v1S  clock-controller@b0b8000!qcom,kpss-acc-v1S   regulator@b089000 !qcom,saw2S regulator@b099000 !qcom,saw2S  regulator@b0a9000 !qcom,saw2S  regulator@b0b9000 !qcom,saw2S   serial@78af000%!qcom,msm-uartdm-v1.4qcom,msm-uartdmS kokw coreifacerxtxdefaultserial@78b0000%!qcom,msm-uartdm-v1.4qcom,msm-uartdmS l disabledw coreifacerxtxwatchdog@b017000$!qcom,kpss-wdtqcom,kpss-wdt-ipq4019S p@w okrestart@4ab000 !qcom,psholdSJwifi@a000000!qcom,ipq4019-wifiS 0\wifi_cpu_initwifi_radio_srifwifi_radio_warmwifi_radio_coldwifi_core_warmwifi_core_coldw;<=*wifi_wcss_cmdwifi_wcss_refwifi_wcss_rtc !"#$%&'()*+,-./]msi0msi1msi2msi3msi4msi5msi6msi7msi8msi9msi10msi11msi12msi13msi14msi15legacyokwifi@a800000!qcom,ipq4019-wifiS 0   \wifi_cpu_initwifi_radio_srifwifi_radio_warmwifi_radio_coldwifi_core_warmwifi_core_coldw>?@*wifi_wcss_cmdwifi_wcss_refwifi_wcss_rtc0123456789:;<=>?]msi0msi1msi2msi3msi4msi5msi6msi7msi8msi9msi10msi11msi12msi13msi14msi15legacyok #address-cells#size-cellsmodelcompatibleinterrupt-parentspi0i2c0device_typeregenable-methodqcom,accqcom,sawclocksclock-frequencyoperating-pointsclock-latencyinterrupts#clock-cellsphandlerangesinterrupt-controller#interrupt-cells#reset-cellsclock-namesstatusgpio-controller#gpio-cellspinsfunctionbias-disabledrive-strengthoutput-high#dma-cellsqcom,eepinctrl-0pinctrl-namescs-gpiosspi-max-frequencyqcom,controlled-remotelydmasdma-namesregulatortimeout-secresetsreset-namesinterrupt-names