^*8Y(fY#,WITS A31 Colombus Evaluation Board"2wits,colombusallwinner,sun6i-a31chosen=Dserial0:115200n8framebuffer@002allwinner,simple-framebuffersimple-framebufferPde_be0-lcd0-hdmi@c3/2wz jdisabledframebuffer@102allwinner,simple-framebuffersimple-framebuffer Pde_be0-lcd00c3/wz jdisabledaliasesq/soc@1c00000/ethernet@1c30000{/soc@1c00000/serial@1c28000memorymemory@timer2arm,armv7-timer0   n6cpusallwinner,sun6i-a31cpu@02arm,cortex-a7cpuc aO /O SB@ 2cpu@12arm,cortex-a7cpucpu@22arm,cortex-a7cpucpu@32arm,cortex-a7cputhermal-zonescpu_thermal:P^cooling-mapsmap0n stripscpu_alert0ppassive2cpu_crit criticalpmu%2arm,cortex-a7-pmuarm,cortex-a15-pmu0xyz{clocks=osc24M 2fixed-clockn62clk@0 2fixed-clockosc32k2clk@1 2fixed-clock}x@ mii_phy_tx2clk@2 2fixed-clocksY@ gmac_int_tx2clk@1c200d02allwinner,sun7i-a20-gmac-clkcgmac_tx2display-engine#2allwinner,sun6i-a31-display-engine  jdisabledsoc@1c00000 2simple-bus=dma-controller@1c020002allwinner,sun6i-a31-dma  2c2lcd-controller@1c0c0002allwinner,sun6i-a31-tcon Vlcdc/ahbtcon-ch0tcon-ch1tcon0-pixel-clockportsport@0endpoint@0 20endpoint@1 2*port@1endpoint@1 2lcd-controller@1c0d0002allwinner,sun6i-a31-tcon Wlcdc0ahbtcon-ch0tcon-ch1tcon1-pixel-clockportsport@0endpoint@0 21endpoint@12+port@1endpoint@12mmc@1c0f0002allwinner,sun7i-a20-mmc cOQPahbmmcoutputsampleahb <jokaydefault,6BLUmmc@1c100002allwinner,sun7i-a20-mmc cRTSahbmmcoutputsampleahb = jdisabledmmc@1c110002allwinner,sun7i-a20-mmc cUWVahbmmcoutputsampleahb > jdisabledmmc@1c120002allwinner,sun7i-a20-mmc  cXZYahbmmcoutputsample ahb ? jdisabledhdmi@1c160002allwinner,sun6i-a31-hdmi` X(c2 ahbmodddcpll-0pll-1ahbaddc-txddc-rxaudio-txk   jdisabledportsport@0endpoint@02 endpoint@12port@1usb@1c190002allwinner,sun6i-a31-musbc( Gpmcusb jdisabledphy@1c194002allwinner,sun6i-a31-usb-phyphy_ctrlpmu1pmu2cdefusb0_phyusb1_phyusb2_phy!usb0_resetusb1_resetusb2_resetjokay2usb@1c1a000&2allwinner,sun6i-a31-ehcigeneric-ehci Hc)usb jdisabledusb@1c1a400&2allwinner,sun6i-a31-ohcigeneric-ohci Ic+gusb jdisabledusb@1c1b000&2allwinner,sun6i-a31-ehcigeneric-ehci Jc*usbjokayusb@1c1b400&2allwinner,sun6i-a31-ohcigeneric-ohci Kc,husb jdisabledusb@1c1c400&2allwinner,sun6i-a31-ohcigeneric-ohci Mc-i jdisabledclock@1c200002allwinner,sun6i-a31-ccuc hosclosc2pinctrl@1c208002allwinner,sun6i-a31-pinctrl0 c@apbhosclosc2gmac_gmii@0 PA0PA1PA2PA3PA4PA5PA6PA7PA8PA9PA10PA11PA12PA13PA14PA15PA16PA17PA18PA19PA20PA21PA22PA23PA24PA25PA26PA27gmacgmac_mii@0T PA0PA1PA2PA3PA8PA9PA11PA12PA13PA14PA19PA20PA21PA22PA23PA24PA26PA27gmacgmac_rgmii@0F PA0PA1PA2PA3PA9PA10PA11PA12PA13PA14PA19PA20PA25PA26PA27gmac(2 i2c0@0  PH14PH15i2c02i2c1@0  PH16PH17i2c12i2c2@0  PH18PH19i2c22lcd0_rgb888 PD0PD1PD2PD3PD4PD5PD6PD7PD8PD9PD10PD11PD12PD13PD14PD15PD16PD17PD18PD19PD20PD21PD22PD23PD24PD25PD26PD27lcd0mmc0@0 PF0PF1PF2PF3PF4PF5mmc0(2mmc1@0 PG0PG1PG2PG3PG4PG5mmc1(mmc2@0 PC6PC7PC8PC9PC10PC11mmc2(mmc2@13 PC6PC7PC8PC9PC10PC11PC12PC13PC14PC15PC24mmc2(mmc3@13 PC6PC7PC8PC9PC10PC11PC12PC13PC14PC15PC24mmc3((spdif@0 PH28spdifuart0@0  PH20PH21uart02mmc0_cd_pin@0 PA8gpio_in(2usb2_vbus_pin@0 PH24 gpio_out29i2c_lcd_pin@0  PA23PA24 gpio_out(2:timer@1c20c002allwinner,sun4i-a10-timer <cwatchdog@1c20ca02allwinner,sun6i-a31-wdt spdif@1c2100052allwinner,sun6i-a31-spdif c>c+ apbspdifkarxtx jdisabledi2s@1c2200052allwinner,sun6i-a31-i2s  cAa-apbmodkarxtx jdisabledi2s@1c2240052allwinner,sun6i-a31-i2s$ cBb.apbmodkarxtx jdisabledlradc@1c228002allwinner,sun4i-a10-lradc-keys(  jdisabledrtp@1c250002allwinner,sun6i-a31-tsP F2serial@1c280002snps,dw-apb-uart€ \fcG3karxtxjokaydefault,serial@1c284002snps,dw-apb-uart„ \fcH4karxtx jdisabledserial@1c288002snps,dw-apb-uartˆ \fcI5karxtx jdisabledserial@1c28c002snps,dw-apb-uartŒ \fcJ6k  arxtx jdisabledserial@1c290002snps,dw-apb-uart \fcK7k  arxtx jdisabledserial@1c294002snps,dw-apb-uart” \fcL8karxtx jdisabledi2c@1c2ac002allwinner,sun6i-a31-i2c¬ cC/jfaildefault,i2c@1c2b0002allwinner,sun6i-a31-i2c° cD0jokaydefault,i2c@1c2b4002allwinner,sun6i-a31-i2c´ cE1jokaydefault,mma8452@1d 2fsl,mma8452 i2c@1c2b8002allwinner,sun6i-a31-i2c¸ cF2 jdisabledethernet@1c300002allwinner,sun7i-a20-gmacT Rpmacirq c!stmmacethallwinner_gmac_tx  stmmaceths|jokaydefault, !rgmiiethernet-phy@12!crypto-engine@1c1500062allwinner,sun6i-a31-cryptoallwinner,sun4i-a10-cryptoP Pc\ahbmodahbcodec@1c22c0052allwinner,sun6i-a31-codec, c= apbcodec*karxtx jdisabledtimer@1c6000082allwinner,sun6i-a31-hstimerallwinner,sun7i-a20-hstimer03456c#spi@1c680002allwinner,sun6i-a31-spiƀ Ac$]ahbmodkarxtx jdisabledspi@1c690002allwinner,sun6i-a31-spiƐ Bc%^ahbmodkarxtx jdisabledspi@1c6a0002allwinner,sun6i-a31-spiƠ Cc&_ahbmodkarxtx jdisabledspi@1c6b0002allwinner,sun6i-a31-spiư Dc'`ahbmodkarxtx jdisabledinterrupt-controller@1c81000%2arm,cortex-a7-gicarm,cortex-a15-gic  @ `   2display-frontend@1e00000%2allwinner,sun6i-a31-display-frontend ]c5|u ahbmodram!2portsport@1endpoint@0"2,endpoint@1#2&display-frontend@1e20000%2allwinner,sun6i-a31-display-frontend ^c6}v ahbmodram"2 portsport@1endpoint@0$2-endpoint@1%2'display-backend@1e40000$2allwinner,sun6i-a31-display-backend `c4{x ahbmodram {portsport@0endpoint@0&2#endpoint@1'2%port@1endpoint@1(2)drc@1e500002allwinner,sun6i-a31-drc [c<r ahbmodram(portsport@0endpoint@1)2(port@1endpoint@0*2 endpoint@1+2display-backend@1e60000$2allwinner,sun6i-a31-display-backend _c3zw ahbmodramzportsport@0endpoint@0,2"endpoint@1-2$port@1endpoint@0.2/drc@1e700002allwinner,sun6i-a31-drc [c;q ahbmodram'portsport@0endpoint@0/2.port@1endpoint@002 endpoint@112 rtc@1f000002allwinner,sun6i-a31-rtcT()interrupt-controller@1f00c002allwinner,sun6i-a31-r-intc  prcm@1f014002allwinner,sun6i-a31-prcmar100_clk2allwinner,sun6i-a31-ar100-clkc  ar10022ahb0_clk2fixed-factor-clockc2ahb023apb0_clk2allwinner,sun6i-a31-apb0-clkc3apb024apb0_gates_clk#2allwinner,sun6i-a31-apb0-gates-clkc4Dapb0_pioapb0_irapb0_timerapb0_p2wiapb0_uartapb0_1wireapb0_i2c25ir_clk2allwinner,sun4i-a10-mod0-clkcir26apb0_rst 2allwinner,sun6i-a31-clock-reset27cpucfg@1f01c002allwinner,sun6i-a31-cpuconfigir@1f020002allwinner,sun5i-a13-ir c56apbir7 % @ jdisabledpinctrl@1f02c002allwinner,sun6i-a31-r-pinctrl,-.c5apbhosclosc7ir@0 PL4s_irp2wi PL0PL1s_p2wi28i2c@1f034002allwinner,sun6i-a31-p2wi4 'c57default,8 jdisabledahci-5v2regulator-fixedahci-5vLK@LK@*<O jdisabledusb0-vbus2regulator-fixed usb0-vbusLK@LK@<O  jdisabledusb1-vbus2regulator-fixed usb1-vbusLK@LK@*<O jdisabledusb2-vbus2regulator-fixed usb2-vbusLK@LK@*<Ojokaydefault,92vcc3v02regulator-fixedvcc3v0--2vcc3v32regulator-fixedvcc3v32Z2Zvcc5v02regulator-fixedvcc5v0LK@LK@i2c@0 2i2c-gpiodefault,: OT #address-cells#size-cellsinterrupt-parentmodelcompatiblerangesstdout-pathallwinner,pipelineclocksstatusethernet0serial0device_typereginterruptsclock-frequencyarm,cpu-registers-not-fw-configuredenable-methodclock-latencyoperating-points#cooling-cellscooling-min-levelcooling-max-levelphandlepolling-delay-passivepolling-delaythermal-sensorstripcooling-devicetemperaturehysteresis#clock-cellsclock-output-namesallwinner,pipelinesresets#dma-cellsreset-namesclock-namesremote-endpointallwinner,tcon-channelpinctrl-namespinctrl-0vmmc-supplybus-widthcd-gpioscd-inverteddma-namesdmasinterrupt-namesphysphy-namesextconreg-names#phy-cellsusb2_vbus-supply#reset-cellsgpio-controllerinterrupt-controller#interrupt-cells#gpio-cellspinsfunctiondrive-strengthbias-pull-up#sound-dai-cells#thermal-sensor-cellsreg-shiftreg-io-widthsnps,pblsnps,fixed-burstsnps,force_sf_dma_modephyphy-modeassigned-clocksassigned-clock-ratesclock-divclock-multregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-boot-onenable-active-highgpioi2c-gpio,delay-us