Ð þí=×8;(¿:à,Cubietech Cubieboard4.2cubietech,a80-cubieboard4allwinner,sun9i-a80cpuscpu@02arm,cortex-a7=cpuIcpu@12arm,cortex-a7=cpuIcpu@22arm,cortex-a7=cpuIcpu@32arm,cortex-a7=cpuIcpu@1002arm,cortex-a15=cpuIcpu@1012arm,cortex-a15=cpuIcpu@1022arm,cortex-a15=cpuIcpu@1032arm,cortex-a15=cpuItimer2arm,armv7-timer0M   Xn6hclocksŒ clk-24M“ 2fixed-clockXn6 osc24M³clk-32k“2fixed-factor-clock»Å osc32kгclk@80014102allwinner,sun9i-a80-cpus-clkI“Рcpus³clk-ahbs2fixed-factor-clock“»ÅРahbs³clk@800141c2allwinner,sun8i-a23-apb0-clkI“Рapbs³clk@8001428#2allwinner,sun9i-a80-apbs-gates-clkI(“Ð8× Š apbs_pioapbs_irapbs_timerapbs_rsbapbs_uartapbs_1wireapbs_i2c0apbs_i2c1apbs_ps2_0apbs_ps2_1apbs_dmaapbs_i2s0apbs_i2s1apbs_twd³clk@8001450IP“2allwinner,sun4i-a10-mod0-clkРr_1wireclk@8001454IT“2allwinner,sun4i-a10-mod0-clkРr_ir³soc 2simple-busŒ usb@a00000&2allwinner,sun9i-a80-ehcigeneric-ehciI  MHÐ å ì ñusb ûdisabledusb@a00400&2allwinner,sun9i-a80-ohcigeneric-ohciI  MIÐ å ì ñusb ûdisabledphy@a008002allwinner,sun9i-a80-usb-phyI Ð phyå phy ûdisabled³ usb@a01000&2allwinner,sun9i-a80-ehcigeneric-ehciI  MJÐ å ì ñusb ûdisabledphy@a018002allwinner,sun9i-a80-usb-phyI Ð  hsic_480Mhsic_12Mphyå   hsicphy ûdisabled%hsic³ usb@a02000&2allwinner,sun9i-a80-ehcigeneric-ehciI   MLÐ å ì ñusb ûdisabledusb@a02400&2allwinner,sun9i-a80-ohcigeneric-ohciI $ MMÐ  å ì ñusb ûdisabledphy@a028002allwinner,sun9i-a80-usb-phyI (Ð  hsic_480Mhsic_12Mphyå   hsicphy ûdisabled³ clock@a080002allwinner,sun9i-a80-usb-clksI € Ð` bushosc“.³ mmc@1c0f0002allwinner,sun9i-a80-mmcIÀð Ð !#"ahbmmcoutputsampleå ahb M<ûokay;defaultIS_irmmc@1c100002allwinner,sun9i-a80-mmcIÁ Ð $&%ahbmmcoutputsampleå ahb M=ûokay;defaultIS~‹_–mmc@1c110002allwinner,sun9i-a80-mmcIÁ Ð ')(ahbmmcoutputsampleå ahb M>ûokay;defaultIS_–¤mmc@1c120002allwinner,sun9i-a80-mmcIÁ  Ð *,+ahbmmcoutputsampleå ahb M? ûdisabledclk@1c13000#2allwinner,sun9i-a80-mmc-config-clkIÁ0ÐTahbåahb“.0 mmc0_configmmc1_configmmc2_configmmc3_config³ interrupt-controller@1c41000%2arm,cortex-a7-gicarm,cortex-a15-gic IÄÄ Ä@ Ä` µÊ M ³clock@30000002allwinner,sun9i-a80-de-clksI0Ð76k moddrambuså“.clock@60000002allwinner,sun9i-a80-ccuIÐ hosclosc“.³timer@6000c002allwinner,sun4i-a10-timerI  HMÐwatchdog@6000ca02allwinner,sun6i-a31-wdtI    Mpinctrl@60008002allwinner,sun9i-a80-pinctrlI<M xÐoapbhoscloscÛµÊë³i2c3-pins ÷PG10PG11üi2c3mmc0-pins÷PF0PF1PF2PF3PF4PF5ümmc0³mmc1-pins÷PG0PG1PG2PG3PG4PG5ümmc1³mmc2-8bit-pins3÷PC6PC7PC8PC9PC10PC11PC12PC13PC14PC15PC16ümmc2(³uart0-ph-pins ÷PH12PH13üuart0³uart4-pins÷PG12PG13PG14PG15üuart4serial@70000002snps,dw-apb-uartI M!+Ð|å-ûokay;defaultIserial@70004002snps,dw-apb-uartI M!+Ð}å. ûdisabledserial@70008002snps,dw-apb-uartI M!+Ð~å/ ûdisabledserial@7000c002snps,dw-apb-uartI  M!+Ðå0 ûdisabledserial@70010002snps,dw-apb-uartI M!+Ѐå1 ûdisabledserial@70014002snps,dw-apb-uartI M!+Ðå2 ûdisabledi2c@70028002allwinner,sun6i-a31-i2cI( MÐwå( ûdisabledi2c@7002c002allwinner,sun6i-a31-i2cI, MÐxå) ûdisabledi2c@70030002allwinner,sun6i-a31-i2cI0 MÐyå* ûdisabledi2c@70034002allwinner,sun6i-a31-i2cI4 M Ðzå+ ûdisabledi2c@70038002allwinner,sun6i-a31-i2cI8 M Ð{å, ûdisabledwatchdog@80010002allwinner,sun6i-a31-wdtI  M$reset@80014b0I° 2allwinner,sun6i-a31-clock-reset.³interrupt-controller@80015a02allwinner,sun9i-a80-nmiµÊI   M ³ir@80020002allwinner,sun5i-a13-ir M%;defaultI ÐapbiråI @ûokayserial@80028002snps,dw-apb-uartI( M&!+Ðå ûdisabledpinctrl@8002c002allwinner,sun9i-a80-r-pinctrlI,M-.ÐapbhoscloscåÛµÊë³r-ir-pins÷PL6 üs_cir_rx³r-rsb-pins÷PN0PN1üs_rsb³i2c@80034002allwinner,sun8i-a23-rsbI4 M'ÐX-ÆÀå;defaultIûokaypmic@3a3I£M2x-powers,axp809µÊregulatorsaldo18L-ÆÀd-ÆÀ |vcc33-usbhaldo2Lw@dw@|vcc-pb-io-camaldo3dc5ldo8L 5dÈà|vdd-cpus-09-usbhdcdc18L-ÆÀd-ÆÀ|vcc-3v³dcdc2L 5dÈà|vdd-gpudcdc38L 5dÈà |vdd-cpuadcdc48L 5dÈà|vdd-sys-usb0-hdmidcdc58L¾hdX |vcc-dramdldo1L2Z d2Z  |vcc-wifi³dldo28L-ÆÀd-ÆÀ|vcc-pleldo1LO€dO€ |vcc-dvdd-cameldo2Lw@dw@|vcc-peeldo38L-ÆÀd-ÆÀ|vcc-pm-codec-io1ldo_io08L-ÆÀd-ÆÀ|vcc-pgldo_io1L&% d&% |vcc-pa-gmac-2v5rtc_ldo|vcc-rtc-vdd1v8-ioswpmic@7452x-powers,axp806IEMµÊ‹regulatorsaldo18L-ÆÀd-ÆÀ|avccaldo2|s_aldo2aldo3|s_aldo3bldo18Lð dýà|vcc18-efuse-adc-display-csibldo28Lð dýà|vdd18-drampll-vcc18-pll-cpvddbldo3bldo4LÈàdÖ  |vcc12-hsiccldo1L2Z d2Z  |vcc-gmac-phycldo2L*¹€d*¹€ |afvcc-camcldo3L-ÆÀd-ÆÀ|vcc-io-wifi-codec-io2³dcdca8L 5dÈà |vdd-cpubdcdcd8L 5dÈà|vdd-vpudcdce8L d |vcc-bldo-codec-ldoin³sw|s_swcodec@e892x-powers,ac100I‰codec2x-powers,ac100-codec M “ 4M_adda³rtc2x-powers,ac100-rtcMГ cko1_rtccko2_rtccko3_rtc³aliases™/soc/serial@7000000chosen¡serial0:115200n8leds 2gpio-ledsgreen­cubieboard4:green:usrlred­cubieboard4:red:usrlwifi-pwrseq2mmc-pwrseq-simpleÐ ext_clock³³ #address-cells#size-cellsinterrupt-parentmodelcompatibledevice_typereginterruptsclock-frequencyarm,cpu-registers-not-fw-configuredranges#clock-cellsclock-output-namesphandleclock-divclock-multclocksclock-indicesresetsphysphy-namesstatusclock-namesreset-names#phy-cellsphy_type#reset-cellspinctrl-namespinctrl-0vmmc-supplybus-widthcd-gpioscd-invertedvqmmc-supplymmc-pwrseqnon-removablecap-mmc-hw-resetinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellspinsfunctiondrive-strengthbias-pull-upreg-shiftreg-io-widthregulator-always-onregulator-min-microvoltregulator-max-microvoltregulator-namebldoin-supplyserial0stdout-pathlabelreset-gpios