Ð þí?Ê8<à(ê<¨,Merrii A80 Optimus Board'2merrii,a80-optimusallwinner,sun9i-a80cpuscpu@02arm,cortex-a7=cpuIcpu@12arm,cortex-a7=cpuIcpu@22arm,cortex-a7=cpuIcpu@32arm,cortex-a7=cpuIcpu@1002arm,cortex-a15=cpuIcpu@1012arm,cortex-a15=cpuIcpu@1022arm,cortex-a15=cpuIcpu@1032arm,cortex-a15=cpuItimer2arm,armv7-timer0M   Xn6hclocksŒ clk-24M“ 2fixed-clockXn6 osc24M³clk-32k“2fixed-factor-clock»Å osc32kгclk@80014102allwinner,sun9i-a80-cpus-clkI“Рcpus³clk-ahbs2fixed-factor-clock“»ÅРahbs³clk@800141c2allwinner,sun8i-a23-apb0-clkI“Рapbs³clk@8001428#2allwinner,sun9i-a80-apbs-gates-clkI(“Ð8× Š apbs_pioapbs_irapbs_timerapbs_rsbapbs_uartapbs_1wireapbs_i2c0apbs_i2c1apbs_ps2_0apbs_ps2_1apbs_dmaapbs_i2s0apbs_i2s1apbs_twd³clk@8001450IP“2allwinner,sun4i-a10-mod0-clkРr_1wireclk@8001454IT“2allwinner,sun4i-a10-mod0-clkРr_ir³soc 2simple-busŒ usb@a00000&2allwinner,sun9i-a80-ehcigeneric-ehciI  MHÐ å ì ñusbûokayusb@a00400&2allwinner,sun9i-a80-ohcigeneric-ohciI  MIÐ å ì ñusbûokayphy@a008002allwinner,sun9i-a80-usb-phyI Ð phyå phyûokay% ³ usb@a01000&2allwinner,sun9i-a80-ehcigeneric-ehciI  MJÐ å ì ñusb ûdisabledphy@a018002allwinner,sun9i-a80-usb-phyI Ð  hsic_480Mhsic_12Mphyå   hsicphy ûdisabled0hsic% ³ usb@a02000&2allwinner,sun9i-a80-ehcigeneric-ehciI   MLÐ å ìñusbûokayusb@a02400&2allwinner,sun9i-a80-ohcigeneric-ohciI $ MMÐ  å ìñusbûokayphy@a028002allwinner,sun9i-a80-usb-phyI (Ð  hsic_480Mhsic_12Mphyå   hsicphyûokay%³clock@a080002allwinner,sun9i-a80-usb-clksI € Ð` bushosc“9³ mmc@1c0f0002allwinner,sun9i-a80-mmcIÀð Ð!#"ahbmmcoutputsampleåahb M<ûokayFdefaultT^jt}mmc@1c100002allwinner,sun9i-a80-mmcIÁ Ð$&%ahbmmcoutputsampleåahb M=ûokayFdefaultT^‰–j¡mmc@1c110002allwinner,sun9i-a80-mmcIÁ Ð')(ahbmmcoutputsampleåahb M>ûokayFdefaultT^j¡¯mmc@1c120002allwinner,sun9i-a80-mmcIÁ  Ð*,+ahbmmcoutputsampleåahb M? ûdisabledclk@1c13000#2allwinner,sun9i-a80-mmc-config-clkIÁ0ÐTahbåahb“90 mmc0_configmmc1_configmmc2_configmmc3_config³interrupt-controller@1c41000%2arm,cortex-a7-gicarm,cortex-a15-gic IÄÄ Ä@ Ä` ÀÕ M ³clock@30000002allwinner,sun9i-a80-de-clksI0Ð76k moddrambuså“9clock@60000002allwinner,sun9i-a80-ccuIÐ hosclosc“9³timer@6000c002allwinner,sun4i-a10-timerI  HMÐwatchdog@6000ca02allwinner,sun6i-a31-wdtI    Mpinctrl@60008002allwinner,sun9i-a80-pinctrlI<M xÐoapbhoscloscæÀÕö³i2c3-pins PG10PG11i2c3mmc0-pinsPF0PF1PF2PF3PF4PF5mmc0³mmc1-pinsPG0PG1PG2PG3PG4PG5mmc1³mmc2-8bit-pins3PC6PC7PC8PC9PC10PC11PC12PC13PC14PC15PC16mmc2(³uart0-ph-pins PH12PH13uart0³uart4-pinsPG12PG13PG14PG15uart4serial@70000002snps,dw-apb-uartI M,6Ð|å-ûokayFdefaultTserial@70004002snps,dw-apb-uartI M,6Ð}å. ûdisabledserial@70008002snps,dw-apb-uartI M,6Ð~å/ ûdisabledserial@7000c002snps,dw-apb-uartI  M,6Ðå0 ûdisabledserial@70010002snps,dw-apb-uartI M,6Ѐå1 ûdisabledserial@70014002snps,dw-apb-uartI M,6Ðå2 ûdisabledi2c@70028002allwinner,sun6i-a31-i2cI( MÐwå( ûdisabledi2c@7002c002allwinner,sun6i-a31-i2cI, MÐxå) ûdisabledi2c@70030002allwinner,sun6i-a31-i2cI0 MÐyå* ûdisabledi2c@70034002allwinner,sun6i-a31-i2cI4 M Ðzå+ ûdisabledi2c@70038002allwinner,sun6i-a31-i2cI8 M Ð{å, ûdisabledwatchdog@80010002allwinner,sun6i-a31-wdtI  M$reset@80014b0I° 2allwinner,sun6i-a31-clock-reset9³interrupt-controller@80015a02allwinner,sun9i-a80-nmiÀÕI   M ³ir@80020002allwinner,sun5i-a13-ir M%FdefaultT ÐapbiråI @ûokayserial@80028002snps,dw-apb-uartI( M&,6Ðå ûdisabledpinctrl@8002c002allwinner,sun9i-a80-r-pinctrlI,M-.ÐapbhoscloscåæÀÕö³!r-ir-pinsPL6 s_cir_rx³r-rsb-pinsPN0PN1s_rsb³i2c@80034002allwinner,sun8i-a23-rsbI4 M'ÐX-ÆÀåFdefaultTûokaypmic@3a3I£M2x-powers,axp809ÀÕregulatorsaldo1CW-ÆÀo-ÆÀ ‡vcc33-usbhaldo2Ww@ow@‡vcc-pb-io-camaldo3dc5ldoCW 5oÈà‡vdd-cpus-09-usbhdcdc1CW-ÆÀo-ÆÀ‡vcc-3v³dcdc2W 5oÈà‡vdd-gpudcdc3CW 5oÈà ‡vdd-cpuadcdc4CW 5oÈà‡vdd-sys-usb0-hdmidcdc5CW¾hoX ‡vcc-dramdldo1W2Z o2Z  ‡vcc-wifi³dldo2CW-ÆÀo-ÆÀ‡vcc-pleldo1WO€oO€ ‡vcc-dvdd-cameldo2Ww@ow@‡vcc-peeldo3CW-ÆÀo-ÆÀ‡vcc-pm-codec-io1ldo_io0CW-ÆÀo-ÆÀ‡vcc-pgldo_io1W&% o&% ‡vcc-pa-gmac-2v5rtc_ldo‡vcc-rtc-vdd1v8-ioswpmic@7452x-powers,axp806IEMÀÕ– regulatorsaldo1CW-ÆÀo-ÆÀ‡avccaldo2‡s_aldo2aldo3‡s_aldo3bldo1CWð oýà‡vcc18-efuse-adc-display-csibldo2CWð oýà‡vdd18-drampll-vcc18-pll-cpvddbldo3bldo4WÈàoÖ  ‡vcc12-hsic³ cldo1W2Z o2Z  ‡vcc-gmac-phycldo2W*¹€o*¹€ ‡afvcc-camcldo3W-ÆÀo-ÆÀ‡vcc-io-wifi-codec-io2³dcdcaCW 5oÈà ‡vdd-cpubdcdcdCW 5oÈà‡vdd-vpudcdceCW o ‡vcc-bldo-codec-ldoin³ sw‡s_swcodec@e892x-powers,ac100I‰codec2x-powers,ac100-codec! M “ 4M_adda³"rtc2x-powers,ac100-rtcMÐ"“ cko1_rtccko2_rtccko3_rtc³aliases¤/soc/serial@7000000¬/soc/serial@7001000chosen´serial0:115200n8leds 2gpio-ledsled2Àoptimus:led2:usrwled3Àoptimus:led3:usrw!led4Àoptimus:led4:usrwusb1-vbus2regulator-fixedFdefaultWLK@oLK@ÆÙ³ usb3-vbus2regulator-fixedFdefaultWLK@oLK@ÆÙ³wifi-pwrseq2mmc-pwrseq-simpleÐ ext_clockÞ!³ #address-cells#size-cellsinterrupt-parentmodelcompatibledevice_typereginterruptsclock-frequencyarm,cpu-registers-not-fw-configuredranges#clock-cellsclock-output-namesphandleclock-divclock-multclocksclock-indicesresetsphysphy-namesstatusclock-namesreset-names#phy-cellsphy-supplyphy_type#reset-cellspinctrl-namespinctrl-0vmmc-supplybus-widthcd-gpioscd-invertedvqmmc-supplymmc-pwrseqnon-removablecap-mmc-hw-resetinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellspinsfunctiondrive-strengthbias-pull-upreg-shiftreg-io-widthregulator-always-onregulator-min-microvoltregulator-max-microvoltregulator-namebldoin-supplyserial0serial1stdout-pathlabelenable-active-highgpioreset-gpios