Ð þí328/˜(š/` V2P-CA157= arm,vexpress,v2p-ca15,tc1arm,vexpress,v2p-ca15arm,vexpress+<Kchosenaliases6W/smb@8000000/motherboard/iofpga@3,00000000/uart@900006_/smb@8000000/motherboard/iofpga@3,00000000/uart@a00006g/smb@8000000/motherboard/iofpga@3,00000000/uart@b00006o/smb@8000000/motherboard/iofpga@3,00000000/uart@c00006w/smb@8000000/motherboard/iofpga@3,00000000/i2c@1600005|/smb@8000000/motherboard/iofpga@3,00000000/i2c@30000cpus<Kcpu@0cpu arm,cortex-a15cpu@1cpu arm,cortex-a15memory@80000000memory€@hdlcd@2b000000 arm,hdlcd+ ‘Uœ£pxlclkmemory-controller@2b0a0000 arm,pl341arm,primecell+ œ £apb_pclkwdt@2b060000 arm,sp805arm,primecell ¯disabled+ ‘bœ £apb_pclkinterrupt-controller@2c001000% arm,cortex-a15-gicarm,cortex-a9-gic¶<Ç@,, ,@ ,`  ‘ Ümemory-controller@7ffd0000 arm,pl354arm,primecellý‘VWœ £apb_pclkdma@7ffb0000 arm,pl330arm,primecellû<‘\XYZ[œ £apb_pclktimer arm,armv7-timer0‘   pmu arm,cortex-a15-pmu‘DEdcc arm,vexpress,config-busäoscclk0 arm,vexpress-oscÿúð€“‡#0oscclk0oscclk4 arm,vexpress-oscÿ1-bZ#0oscclk4oscclk5 arm,vexpress-oscÿjep Õ³@#0oscclk5Üoscclk6 arm,vexpress-oscÿ1-úð€#0oscclk6Üoscclk7 arm,vexpress-oscÿ1-“‡#0oscclk7Üoscclk8 arm,vexpress-oscÿbZbZ#0oscclk8volt-cores arm,vexpress-voltÿCCoresR 5j‚–Coresamp-cores arm,vexpress-ampÿ–Corestemp-dcc arm,vexpress-tempÿ–DCCpower-cores arm,vexpress-powerÿ –Coresenergy arm,vexpress-energyÿ –Coressmb@8000000 simple-bus<Kxœ ¶ £?´¶            !!""##$$%%&&''(())**motherboardV2M-P1Ärs1 arm,vexpress,v2m-p1simple-bus<K¶œflash@0,00000000 arm,vexpress-flashcfi-flash×psram@1,00000000 arm,vexpress-psrammtd-ram ×vram@2,00000000 arm,vexpress-vram €Üethernet@2,02000000 smsc,lan9118smsc,lan9115 ‘âmiiëø  .usb@2,03000000 nxp,usb-isp1761 ‘>iofpga@3,00000000 simple-bus<Kœ sysreg@10000 arm,vexpress-sysregÜsys_led arm,vexpress-sysreg,sys_ledHXÜsys_mci arm,vexpress-sysreg,sys_mciHXÜ sys_flash arm,vexpress-sysreg,sys_flashHXsysctl@20000 arm,sp810arm,primecell œ£refclktimclkapb_pclk#00timerclken0timerclken1timerclken2timerclken3 d   tÜ i2c@30000 arm,versatile-i2c<Kpcie-switch@60 idt,89hpes32h8`aaci@40000 arm,pl041arm,primecell‘ œ £apb_pclkmmci@50000 arm,pl180arm,primecell‘  ‹  ” ·«œ £mclkapb_pclkkmi@60000 arm,pl050arm,primecell‘ œ £KMIREFCLKapb_pclkkmi@70000 arm,pl050arm,primecell‘ œ £KMIREFCLKapb_pclkuart@90000 arm,pl011arm,primecell ‘œ £uartclkapb_pclkuart@a0000 arm,pl011arm,primecell ‘œ £uartclkapb_pclkuart@b0000 arm,pl011arm,primecell ‘œ £uartclkapb_pclkuart@c0000 arm,pl011arm,primecell ‘œ £uartclkapb_pclkwdt@f0000 arm,sp805arm,primecell‘œ£wdogclkapb_pclktimer@110000 arm,sp804arm,primecell‘œ £timclken1timclken2apb_pclktimer@120000 arm,sp804arm,primecell‘œ  £timclken1timclken2apb_pclki2c@160000 arm,versatile-i2c<Kdvi-transmitter@39 sil,sii9022-tpisil,sii90229dvi-transmitter@60 sil,sii9022-cpisil,sii9022`rtc@170000 arm,pl031arm,primecell‘œ £apb_pclkcompact-flash@1a0000 arm,vexpress-cfata-generic·clcd@1f0000 arm,pl111arm,primecell Ácombined‘œ £clcdclkapb_pclkÑßG°portendpointô Üpanel panel-dpiportendpointôÜpanel-timing€#Ø.€6(BO`Yàa m zfixed-regulator-0 regulator-fixedC3V3R2Z j2Z ‚Üclk24mhz fixed-clock#n6 0v2m:clk24mhzÜ refclk1mhz fixed-clock#B@0v2m:refclk1mhzÜrefclk32khz fixed-clock#€0v2m:refclk32khzÜleds gpio-ledsuser1–v2m:green:user1 Ž „heartbeatuser2–v2m:green:user2 Ž„mmc0user3–v2m:green:user3 Ž„cpu0user4–v2m:green:user4 Ž„cpu1user5–v2m:green:user5 Ž„cpu2user6–v2m:green:user6 Ž„cpu3user7–v2m:green:user7 Ž„cpu4user8–v2m:green:user8 Ž„cpu5mcc arm,vexpress,config-busäoscclk0 arm,vexpress-oscÿ}x@“‡# 0v2m:oscclk0oscclk1 arm,vexpress-oscÿjepßÒ@# 0v2m:oscclk1Ü oscclk2 arm,vexpress-oscÿn6n6# 0v2m:oscclk2Ü volt-vio arm,vexpress-voltÿCVIO‚–VIOtemp-mcc arm,vexpress-tempÿ–MCCreset arm,vexpress-resetÿmuxfpga arm,vexpress-muxfpgaÿshutdown arm,vexpress-shutdownÿreboot arm,vexpress-rebootÿ dvimode arm,vexpress-dvimodeÿ hsb@40000000 simple-bus<Kœ@?ﶣ`¶$%&' modelarm,hbiarm,vexpress,sitecompatibleinterrupt-parent#address-cells#size-cellsserial0serial1serial2serial3i2c0i2c1device_typereginterruptsclocksclock-namesstatus#interrupt-cellsinterrupt-controllerphandlearm,vexpress,config-bridgearm,vexpress-sysreg,funcfreq-range#clock-cellsclock-output-namesregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onlabelrangesinterrupt-map-maskinterrupt-maparm,v2m-memory-mapbank-widthphy-modereg-io-widthsmsc,irq-active-highsmsc,irq-push-pullvdd33a-supplyvddvario-supplyport1-otggpio-controller#gpio-cellsassigned-clocksassigned-clock-parentscd-gpioswp-gpiosmax-frequencyvmmc-supplyreg-shiftinterrupt-namesmemory-regionmax-memory-bandwidthremote-endpointarm,pl11x,tft-r0g0b0-padsclock-frequencyhactivehback-porchhfront-porchhsync-lenvactivevback-porchvfront-porchvsync-lenlinux,default-trigger