Ð þí1Œ8-Ü(°-¤ V2P-CA5s%# arm,vexpress,v2p-ca5sarm,vexpress+<Kchosenaliases6W/smb@8000000/motherboard/iofpga@3,00000000/uart@900006_/smb@8000000/motherboard/iofpga@3,00000000/uart@a00006g/smb@8000000/motherboard/iofpga@3,00000000/uart@b00006o/smb@8000000/motherboard/iofpga@3,00000000/uart@c00006w/smb@8000000/motherboard/iofpga@3,00000000/i2c@1600005|/smb@8000000/motherboard/iofpga@3,00000000/i2c@30000cpus<Kcpu@0cpu arm,cortex-a5‘cpu@1cpu arm,cortex-a5‘memory@80000000memory€@hdlcd@2a110000 arm,hdlcd* ¢U­´pxlclkmemory-controller@2a150000 arm,pl341arm,primecell*­ ´apb_pclkmemory-controller@2a190000 arm,pl354arm,primecell*¢VW­ ´apb_pclkscu@2c000000 arm,cortex-a5-scu,Xtimer@2c000600 arm,cortex-a5-twd-timer,  ¢ timer@2c0002006 arm,cortex-a5-global-timerarm,cortex-a9-global-timer,  ¢ ­watchdog@2c000620 arm,cortex-a5-twd-wdt,  ¢interrupt-controller@2c001000$ arm,cortex-a5-gicarm,cortex-a9-gicÀ<Ñ,,æcache-controller@2c0f0000 arm,pl310-cache, ¢Tîæpmu arm,cortex-a5-pmu¢DEdcc arm,vexpress,config-busúoscclk0 arm,vexpress-osc.úð€õá9Foscclk0æoscclk1 arm,vexpress-osc.LK@úð€9Foscclk1æoscclk2 arm,vexpress-osc.Ä´'9Foscclk2oscclk3 arm,vexpress-osc.jep Õ³@9Foscclk3æoscclk4 arm,vexpress-osc.Ä´Ä´9Foscclk4oscclk5 arm,vexpress-osc.}x@“‡9Foscclk5æ temp-dcc arm,vexpress-tempYDCCsmb@8000000 simple-bus<K`_ À f?´y            !!""##$$%%&&''(())**motherboardV2M-P1‡rs1 arm,vexpress,v2m-p1simple-bus<KÀ_flash@0,00000000 arm,vexpress-flashcfi-flashšpsram@1,00000000 arm,vexpress-psrammtd-ram švram@2,00000000 arm,vexpress-vram €æethernet@2,02000000 smsc,lan9118smsc,lan9115 ¢¥mii®»Ðãñusb@2,03000000 nxp,usb-isp1761 ¢iofpga@3,00000000 simple-bus<K_ sysreg@10000 arm,vexpress-sysregæsys_led arm,vexpress-sysreg,sys_led æsys_mci arm,vexpress-sysreg,sys_mci æ sys_flash arm,vexpress-sysreg,sys_flash sysctl@20000 arm,sp810arm,primecell ­ ´refclktimclkapb_pclk90Ftimerclken0timerclken1timerclken2timerclken3 '   7 æ i2c@30000 arm,versatile-i2c<Kpcie-switch@60 idt,89hpes32h8`aaci@40000 arm,pl041arm,primecell¢ ­  ´apb_pclkmmci@50000 arm,pl180arm,primecell¢  N  W `·n­ ´mclkapb_pclkkmi@60000 arm,pl050arm,primecell¢ ­ ´KMIREFCLKapb_pclkkmi@70000 arm,pl050arm,primecell¢ ­ ´KMIREFCLKapb_pclkuart@90000 arm,pl011arm,primecell ¢­ ´uartclkapb_pclkuart@a0000 arm,pl011arm,primecell ¢­ ´uartclkapb_pclkuart@b0000 arm,pl011arm,primecell ¢­ ´uartclkapb_pclkuart@c0000 arm,pl011arm,primecell ¢­ ´uartclkapb_pclkwdt@f0000 arm,sp805arm,primecell¢­ ´wdogclkapb_pclktimer@110000 arm,sp804arm,primecell¢­  ´timclken1timclken2apb_pclktimer@120000 arm,sp804arm,primecell¢­   ´timclken1timclken2apb_pclki2c@160000 arm,versatile-i2c<Kdvi-transmitter@39 sil,sii9022-tpisil,sii90229dvi-transmitter@60 sil,sii9022-cpisil,sii9022`rtc@170000 arm,pl031arm,primecell¢­  ´apb_pclkcompact-flash@1a0000 arm,vexpress-cfata-genericzclcd@1f0000 arm,pl111arm,primecell „combined¢­ ´clcdclkapb_pclk”¢G°portendpoint· Çæpanel panel-dpiportendpoint·æpanel-timingá€#Øñ€ù(`à$ 0 =fixed-regulator-0 regulator-fixedG3V3V2Z n2Z †æclk24mhz fixed-clock9án6 Fv2m:clk24mhzæ refclk1mhz fixed-clock9áB@Fv2m:refclk1mhzæ refclk32khz fixed-clock9á€Fv2m:refclk32khzæleds gpio-ledsuser1Yv2m:green:user1 Q šheartbeatuser2Yv2m:green:user2 Qšmmc0user3Yv2m:green:user3 Qšcpu0user4Yv2m:green:user4 Qšcpu1user5Yv2m:green:user5 Qšcpu2user6Yv2m:green:user6 Qšcpu3user7Yv2m:green:user7 Qšcpu4user8Yv2m:green:user8 Qšcpu5mcc arm,vexpress,config-busúoscclk0 arm,vexpress-osc.}x@“‡9 Fv2m:oscclk0oscclk1 arm,vexpress-osc.jepßÒ@9 Fv2m:oscclk1æoscclk2 arm,vexpress-osc.n6n69 Fv2m:oscclk2ævolt-vio arm,vexpress-voltGVIO†YVIOtemp-mcc arm,vexpress-tempYMCCreset arm,vexpress-resetmuxfpga arm,vexpress-muxfpgashutdown arm,vexpress-shutdownreboot arm,vexpress-reboot dvimode arm,vexpress-dvimode hsb@40000000 simple-bus<K _@@Àf`y$%&' modelarm,hbiarm,vexpress,sitecompatibleinterrupt-parent#address-cells#size-cellsserial0serial1serial2serial3i2c0i2c1device_typeregnext-level-cacheinterruptsclocksclock-names#interrupt-cellsinterrupt-controllerphandlecache-levelarm,vexpress,config-bridgearm,vexpress-sysreg,funcfreq-range#clock-cellsclock-output-nameslabelrangesinterrupt-map-maskinterrupt-maparm,v2m-memory-mapbank-widthphy-modereg-io-widthsmsc,irq-active-highsmsc,irq-push-pullvdd33a-supplyvddvario-supplyport1-otggpio-controller#gpio-cellsassigned-clocksassigned-clock-parentscd-gpioswp-gpiosmax-frequencyvmmc-supplyreg-shiftinterrupt-namesmemory-regionmax-memory-bandwidthremote-endpointarm,pl11x,tft-r0g0b0-padsclock-frequencyhactivehback-porchhfront-porchhsync-lenvactivevback-porchvfront-porchvsync-lenregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onlinux,default-trigger