Ð þíÍÜ8ÃŒ( PÃTHgumstix,omap4-duovero-parlorgumstix,omap4-duoveroti,omap4430ti,omap4 +#7OMAP4430 Gumstix Duovero on Parlorchosen=/ocp/serial@48020000aliasesI/ocp/i2c@48070000N/ocp/i2c@48072000S/ocp/i2c@48060000X/ocp/i2c@48350000]/ocp/serial@4806a000e/ocp/serial@4806c000m/ocp/serial@48020000u/ocp/serial@4806e000 }/connectorcpus+cpu@0arm,cortex-a9†cpu’£§®cpuº“à È“à£è 'ÀO€ 5èa€ûÙè…cpu@1arm,cortex-a9†cpu’£pmuarm,cortex-a9-pmuðdebugssinterrupt-controller@48241000arm,cortex-a9-gicú£H$H$ èl2-cache-controller@48242000arm,pl310-cache£H$  .èlocal-timer@48240600arm,cortex-a9-twd-timer§£H$  :  interrupt-controller@48281000ti,omap4-wugen-mpuú£H( èsocti,omap-inframpu ti,omap4-mpuðmpuEdsp ti,omap3-c64ðdspiva ti,ivahdðivaocpti,omap4-l3-nocsimple-bus+Jðl3_main_1l3_main_2l3_main_3£DD€ E:  l4@4a000000ti,omap4-l4-cfgsimple-bus+ JJcm1@4000ti,omap4-cm1simple-bus£@ + J@ clocks+extalt_clkin_ckQ fixed-clock^„DÀpad_clks_src_ckQ fixed-clock^·èpad_clks_ck@108Qti,gate-clock§n£pad_slimbus_core_clks_ckQ fixed-clock^·secure_32k_clk_src_ckQ fixed-clock^€slimbus_src_clkQ fixed-clock^·èslimbus_clk@108Qti,gate-clock§n £sys_32k_ckQ fixed-clock^€è0virt_12000000_ckQ fixed-clock^·è5virt_13000000_ckQ fixed-clock^Æ]@è6virt_16800000_ckQ fixed-clock^Yè7virt_19200000_ckQ fixed-clock^$øè8virt_26000000_ckQ fixed-clock^Œº€è9virt_27000000_ckQ fixed-clock^›üÀè:virt_38400000_ckQ fixed-clock^Iðè;tie_low_clock_ckQ fixed-clock^utmi_phy_clkout_ckQ fixed-clock^“‡xclk60mhsp1_ckQ fixed-clock^“‡èyxclk60mhsp2_ckQ fixed-clock^“‡èzxclk60motg_ckQ fixed-clock^“‡dpll_abe_ck@1e0Qti,omap4-dpll-m4xen-clock§ £àäìèè dpll_abe_x2_ck@1f0Qti,omap4-dpll-x2-clock§ £ðè dpll_abe_m2x2_ck@1f0Qti,divider-clock§ {†£ð˜¯è abe_24m_fclkQfixed-factor-clock§ ÆÑabe_clk@108Qti,divider-clock§ {£Ûdpll_abe_m3x2_ck@1f4Qti,divider-clock§ {†£ô˜¯ècore_hsd_byp_clk_mux_ck@12cQ ti,mux-clock§n£,èdpll_core_ck@120Qti,omap4-dpll-core-clock§£ $,(èdpll_core_x2_ckQti,omap4-dpll-x2-clock§èdpll_core_m6x2_ck@140Qti,divider-clock§{†£@˜¯dpll_core_m2_ck@130Qti,divider-clock§{†£0˜¯èddrphy_ckQfixed-factor-clock§ÆÑdpll_core_m5x2_ck@13cQti,divider-clock§{†£<˜¯èdiv_core_ck@100Qti,divider-clock§£{èdiv_iva_hs_clk@1dcQti,divider-clock§{£ÜÛèdiv_mpu_hs_clk@19cQti,divider-clock§{£œÛèdpll_core_m4x2_ck@138Qti,divider-clock§{†£8˜¯èdll_clk_div_ckQfixed-factor-clock§ÆÑdpll_abe_m2_ck@1f0Qti,divider-clock§ {£ð˜è"dpll_core_m3x2_gate_ck@134Q ti,composite-no-wait-gate-clock§n£4èdpll_core_m3x2_div_ck@134Qti,composite-divider-clock§{£4˜èdpll_core_m3x2_ckQti,composite-clock§è@dpll_core_m7x2_ck@144Qti,divider-clock§{†£D˜¯iva_hsd_byp_clk_mux_ck@1acQ ti,mux-clock§n£¬èdpll_iva_ck@1a0Qti,omap4-dpll-clock§£ ¤¬¨ñ7€üèdpll_iva_x2_ckQti,omap4-dpll-x2-clock§èdpll_iva_m4x2_ck@1b8Qti,divider-clock§{†£¸˜¯ñÀ~èdpll_iva_m5x2_ck@1bcQti,divider-clock§{†£¼˜¯ñÜ] èdpll_mpu_ck@160Qti,omap4-dpll-clock§£`dlhèdpll_mpu_m2_ck@170Qti,divider-clock§{†£p˜¯per_hs_clk_div_ckQfixed-factor-clock§ÆÑè#usb_hs_clk_div_ckQfixed-factor-clock§ÆÑè)l3_div_ck@100Qti,divider-clock§n{£è l4_div_ck@100Qti,divider-clock§ n{£lp_clk_div_ckQfixed-factor-clock§ ÆÑè<mpu_periphclkQfixed-factor-clock§ÆÑèocp_abe_iclk@528Qti,divider-clock §!n£(per_abe_24m_fclkQfixed-factor-clock§"ÆÑdummy_ckQ fixed-clock^clockdomainsmpuss_cm@300 ti,omap4-cm£+ Jclk@20 ti,clkctrl£ Qtesla_cm@400 ti,omap4-cm£+ Jclk@20 ti,clkctrl£ Qabe_cm@500 ti,omap4-cm£+ Jclk@20 ti,clkctrl£ lQè!cm2@8000ti,omap4-cm2simple-bus£€ + J€ clocks+per_hsd_byp_clk_mux_ck@14cQ ti,mux-clock§#n£Lè$dpll_per_ck@140Qti,omap4-dpll-clock§$£@DLHè%dpll_per_m2_ck@150Qti,divider-clock§%{£P˜è-dpll_per_x2_ck@150Qti,omap4-dpll-x2-clock§%£Pè&dpll_per_m2x2_ck@150Qti,divider-clock§&{†£P˜¯è,dpll_per_m3x2_gate_ck@154Q ti,composite-no-wait-gate-clock§&n£Tè'dpll_per_m3x2_div_ck@154Qti,composite-divider-clock§&{£T˜è(dpll_per_m3x2_ckQti,composite-clock§'(èAdpll_per_m4x2_ck@158Qti,divider-clock§&{†£X˜¯è.dpll_per_m5x2_ck@15cQti,divider-clock§&{†£\˜¯dpll_per_m6x2_ck@160Qti,divider-clock§&{†£`˜¯è+dpll_per_m7x2_ck@164Qti,divider-clock§&{†£d˜¯dpll_usb_ck@180Qti,omap4-dpll-j-type-clock§)£€„Œˆè*dpll_usb_clkdcoldo_ck@1b4Qti,fixed-factor-clock§*"†£´/¯dpll_usb_m2_ck@190Qti,divider-clock§*{†£˜¯è/ducati_clk_mux_ck@100Q ti,mux-clock§+£func_12m_fclkQfixed-factor-clock§,ÆÑfunc_24m_clkQfixed-factor-clock§-ÆÑfunc_24mc_fclkQfixed-factor-clock§,ÆÑfunc_48m_fclk@108Qti,divider-clock§,£func_48mc_fclkQfixed-factor-clock§,ÆÑfunc_64m_fclk@108Qti,divider-clock§.£func_96m_fclk@108Qti,divider-clock§,£init_60m_fclk@104Qti,divider-clock§/£èxper_abe_nc_fclk@108Qti,divider-clock§"£{sha2md5_fck@15c8Qti,gate-clock§ n£Èusb_phy_cm_clk32k@640Qti,gate-clock§0n£@èvclockdomainsl3_init_clkdmti,clockdomain§*l4_ao_cm@600 ti,omap4-cm£+ Jclk@20 ti,clkctrl£ Qè`l3_1_cm@700 ti,omap4-cm£+ Jclk@20 ti,clkctrl£ Ql3_2_cm@800 ti,omap4-cm£+ Jclk@20 ti,clkctrl£ Qducati_cm@900 ti,omap4-cm£ + J clk@20 ti,clkctrl£ Ql3_dma_cm@a00 ti,omap4-cm£ + J clk@20 ti,clkctrl£ Ql3_emif_cm@b00 ti,omap4-cm£ + J clk@20 ti,clkctrl£ Qd2d_cm@c00 ti,omap4-cm£ + J clk@20 ti,clkctrl£ Ql4_cfg_cm@d00 ti,omap4-cm£ + J clk@20 ti,clkctrl£ Ql3_instr_cm@e00 ti,omap4-cm£+ Jclk@20 ti,clkctrl£ $Qivahd_cm@f00 ti,omap4-cm£+ Jclk@20 ti,clkctrl£ Qiss_cm@1000 ti,omap4-cm£+ Jclk@20 ti,clkctrl£ Qèql3_dss_cm@1100 ti,omap4-cm£+ Jclk@20 ti,clkctrl£ Qèl3_gfx_cm@1200 ti,omap4-cm£+ Jclk@20 ti,clkctrl£ Qè~l3_init_cm@1300 ti,omap4-cm£+ Jclk@20 ti,clkctrl£ ÄQèpl4_per_cm@1400 ti,omap4-cm£+ Jclk@20 ti,clkctrl£ DQèZscm@2000ti,omap4-scm-coresimple-bus£ + J ðctrl_module_corescm_conf@0syscon£+scm@100000%ti,omap4-scm-padconf-coresimple-bus£+ Jðctrl_module_pad_corepinmux@40 ti,omap4-padconfpinctrl-single£@–+=úLjÿ‡default •123è_pinmux_twl6040_pinsŸ&`pinmux_mcpdm_pins(ŸÆÈÊÌÎèrpinmux_mcbsp1_pins Ÿ¾ÀÂÄètpinmux_hsusbb1_pins`Ÿ‚ „† ˆ Š Œ Ž  ’ ” – ˜ pinmux_hsusb1phy_pinsŸLè‡pinmux_w2cbw0015_pinsŸ&:èˆpinmux_i2c1_pinsŸâäèapinmux_i2c4_pinsŸîðèjpinmux_mmc1_pins0Ÿ¢¤¦¨ª¬èlpinmux_mmc5_pins0Ÿ  ènpinmux_twl6030_pinsŸ^Aèbpinmux_led_pinsŸÖè1pinmux_button_pinsŸÔè2pinmux_i2c2_pinsŸæèèhpinmux_i2c3_pinsŸêìèipinmux_smsc_pinsŸ(*0è3pinmux_dss_hdmi_pins ŸXZ\^èomap4_padconf_global@5a0sysconsimple-bus£ p+ J pè4pbias_regulator@60ti,pbias-omap4ti,pbias-omap£`³4pbias_mmc_omap4ºpbias_mmc_omap4Éw@á-ÆÀèkl4@300000ti,omap4-l4-wkupsimple-bus+ J0counter@4000ti,omap-counter32k£@  ðcounter_32kprm@6000 ti,omap4-prm£`  : + J` clocks+sys_clkin_ck@110Q ti,mux-clock§56789:;£˜èabe_dpll_bypass_clk_mux_ck@108Q ti,mux-clock§0n£è abe_dpll_refclk_mux_ck@10cQ ti,mux-clock§0£ è dbgclk_mux_ckQfixed-factor-clock§ÆÑl4_wkup_clk_mux_ck@108Q ti,mux-clock§<£syc_clk_div_ck@100Qti,divider-clock§£{usim_ck@1858Qti,divider-clock§.n£Xè=usim_fclk@1858Qti,gate-clock§=n£Xtrace_clk_div_ckQti,clkdm-gate-clock §>è?bandgap_fclk@1888Qti,gate-clock§0n£ˆclockdomainsemu_sys_clkdmti,clockdomain§?l4_wkup_cm@1800 ti,omap4-cm£+ Jclk@20 ti,clkctrl£ \Qèwemu_sys_cm@1a00 ti,omap4-cm£+ Jclk@20 ti,clkctrl£ Qè>scrm@a000ti,omap4-scrm£  clocks+auxclk0_src_gate_ck@310Q ti,composite-no-wait-gate-clock§@n£èBauxclk0_src_mux_ck@310Qti,composite-mux-clock §@An£èCauxclk0_src_ckQti,composite-clock§BCèDauxclk0_ck@310Qti,divider-clock§Dn{£èTauxclk1_src_gate_ck@314Q ti,composite-no-wait-gate-clock§@n£èEauxclk1_src_mux_ck@314Qti,composite-mux-clock §@An£èFauxclk1_src_ckQti,composite-clock§EFèGauxclk1_ck@314Qti,divider-clock§Gn{£èUauxclk2_src_gate_ck@318Q ti,composite-no-wait-gate-clock§@n£èHauxclk2_src_mux_ck@318Qti,composite-mux-clock §@An£èIauxclk2_src_ckQti,composite-clock§HIèJauxclk2_ck@318Qti,divider-clock§Jn{£èVauxclk3_src_gate_ck@31cQ ti,composite-no-wait-gate-clock§@n£èKauxclk3_src_mux_ck@31cQti,composite-mux-clock §@An£èLauxclk3_src_ckQti,composite-clock§KLèMauxclk3_ck@31cQti,divider-clock§Mn{£èWauxclk4_src_gate_ck@320Q ti,composite-no-wait-gate-clock§@n£ èNauxclk4_src_mux_ck@320Qti,composite-mux-clock §@An£ èOauxclk4_src_ckQti,composite-clock§NOèPauxclk4_ck@320Qti,divider-clock§Pn{£ èXauxclk5_src_gate_ck@324Q ti,composite-no-wait-gate-clock§@n£$èQauxclk5_src_mux_ck@324Qti,composite-mux-clock §@An£$èRauxclk5_src_ckQti,composite-clock§QRèSauxclk5_ck@324Qti,divider-clock§Sn{£$èYauxclkreq0_ck@210Q ti,mux-clock§TUVWXYn£auxclkreq1_ck@214Q ti,mux-clock§TUVWXYn£auxclkreq2_ck@218Q ti,mux-clock§TUVWXYn£auxclkreq3_ck@21cQ ti,mux-clock§TUVWXYn£auxclkreq4_ck@220Q ti,mux-clock§TUVWXYn£ auxclkreq5_ck@224Q ti,mux-clock§TUVWXYn£$clockdomainsscm@c000ti,omap4-scm-wkup£Àðctrl_module_wkuppadconf@1e000%ti,omap4-scm-padconf-wkupsimple-bus£à+ Jàðctrl_module_pad_wkuppinmux@40 ti,omap4-padconfpinctrl-single£@8+=úLjÿpinmux_twl6030_wkup_pinsŸècocmcram@40304000 mmio-sram£@0@ èdma-controller@4a056000ti,omap4430-sdma£J`0:  ù  ðdma_systemè[gpio@4a310000ti,omap4-gpio£J1 :ðgpio10@úgpio@48055000ti,omap4-gpio£HP :ðgpio20@úè^gpio@48057000ti,omap4-gpio£Hp :ðgpio30@úgpio@48059000ti,omap4-gpio£H : ðgpio40@úè‰gpio@4805b000ti,omap4-gpio£H° :!ðgpio50@úgpio@4805d000ti,omap4-gpio£HÐ :"ðgpio60@úèetarget-module@48076000ti,sysc-omap4ti,sysc ðslimbus2£H`H` LrevsyscVc §Z®fck+ JH`elm@48078000ti,am3352-elm£H€  :ðelm qdisabledgpmc@50000000ti,omap4430-gpmc£P+ :x[}rxtx‡“ðgpmc¥§ ®fckú0@J,ethernet@gpmcsmsc,lan9221smsc,lan9115¸ÃÕï 2)2;J ] p~2›2ª2»2Ì2Ûõ# #&>U#m2\]ª £ÿ ^: ÀmiiÉÛêúN serial@4806a000ti,omap4-uart£H  :Hðuart1^Ülserial@4806c000ti,omap4-uart£HÀ :Iðuart2^Ülserial@48020000ti,omap4-uart£H :Jðuart3^Ül J_serial@4806e000ti,omap4-uart£Hà :Fðuart4^Ültarget-module@4a0db000ti,sysc-omap4-srti,syscðsmartreflex_iva£J °8LsyscVc §`®fck+ JJ °smartreflex@0ti,omap4-smartreflex-iva£€ :ftarget-module@4a0dd000ti,sysc-omap4-srti,syscðsmartreflex_core£J Ð8LsyscVc §`®fck+ JJ Ðsmartreflex@0ti,omap4-smartreflex-core£€ :target-module@4a0d9000ti,sysc-omap4-srti,syscðsmartreflex_mpu£J 8LsyscVc §`®fck+ JJ smartreflex@0ti,omap4-smartreflex-mpu£€ :spinlock@4a0f6000ti,omap4-hwspinlock£J` ðspinlocki2c@48070000 ti,omap4-i2c£H :8+ði2c1‡default•a^€twl@48£H : ti,twl6030ú‡default•bcrtcti,twl4030-rtc: regulator-vaux1ti,twl6030-vaux1ÉB@á-ÆÀregulator-vaux2ti,twl6030-vaux2ÉO€á*¹€regulator-vaux3ti,twl6030-vaux3ÉB@á-ÆÀregulator-vmmcti,twl6030-vmmcÉO€á-ÆÀèmregulator-vppti,twl6030-vppÉw@á&% regulator-vusimti,twl6030-vusimÉO€á,@ regulator-vdacti,twl6030-vdacè€regulator-vanati,twl6030-vanaregulator-vcxioti,twl6030-vcxio-regulator-vusbti,twl6030-vusbèdregulator-v1v8ti,twl6030-v1v8-èfregulator-v2v1ti,twl6030-v2v1-ègusb-comparatorti,twl6030-usb: Adpwmti,twl6030-pwmLpwmledti,twl6030-pwmledLgpadcti,twl6030-gpadc:Wtwl@4b ti,twl6040Q£K :w iezf…g‘èsi2c@48072000 ti,omap4-i2c£H  :9+ði2c2‡default•h^€i2c@48060000 ti,omap4-i2c£H :=+ði2c3‡default•i^† eeprom@51 atmel,24c01£Q¤i2c@48350000 ti,omap4-i2c£H5 :>+ði2c4‡default•j^€spi@48098000ti,omap4-mcspi£H € :A+ðmcspi1­@x[#[$[%[&['[([)[* }tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap4-mcspi£H   :B+ðmcspi2­ x[+[,[-[.}tx0rx0tx1rx11w@480b2000 ti,omap3-1w£H  ::ðhdq1wspi@480b8000ti,omap4-mcspi£H € :[+ðmcspi3­x[[}tx0rx0spi@480ba000ti,omap4-mcspi£H   :0+ðmcspi4­x[F[G}tx0rx0mmc@4809c000ti,omap4-hsmmc£H À :Sðmmc1»Èx[=[>}txrxßk‡default•lìmømmc@480b4000ti,omap4-hsmmc£H @ :Vðmmc2Èx[/[0}txrx qdisabledmmc@480ad000ti,omap4-hsmmc£H Ð :^ðmmc3Èx[M[N}txrx qdisabledmmc@480d1000ti,omap4-hsmmc£H  :`ðmmc4Èx[9[:}txrx qdisabledmmc@480d5000ti,omap4-hsmmc£H P :;ðmmc5Èx[;[<}txrx‡default•nìoøhsi@4a058000 ti,omap4-hsi£J€@JÀLsysgddðhsi §p®hsi_fck :G)gdd_mpu+ JJ€@hsi-port@2000ti,omap4-hsi-port£ (Ltxrx :Chsi-port@3000ti,omap4-hsi-port£08Ltxrx :Dmmu@4a066000ti,omap4-iommu£J` :ðmmu_dsp9target-module@52000000ti,sysc-omap4ti,syscðiss£RR LrevsyscVFcT §q®fck+ JRmmu@55082000ti,omap4-iommu£U  :dðmmu_ipu9ewdt@4a314000ti,omap4-wdtti,omap3-wdt£J1@€ :P ðwd_timer2wdt@40130000ti,omap4-wdtti,omap3-wdt£@€I€ :$ ðwd_timer3mcpdm@40132000ti,omap4-mcpdm£@ I Lmpudma :pðmcpdmx[A[B}up_linkdn_linkqokay‡default•r§s®pdmclkè†dmic@4012e000ti,omap4-dmic£@àIàLmpudma :rðdmicx[C}up_link qdisabledmcbsp@40122000ti,omap4-mcbsp£@ ÿI ÿLmpudma :)common{€ðmcbsp1x[!["}txrxqokay‡default•tmcbsp@40124000ti,omap4-mcbsp£@@ÿI@ÿLmpudma :)common{€ðmcbsp2x[[}txrx qdisabledmcbsp@40126000ti,omap4-mcbsp£@`ÿI`ÿLmpudma :)common{€ðmcbsp3x[[}txrx qdisabledtarget-module@40128000ti,sysc-mcaspti,syscðmcasp£@€@€ Lrevsyscc §! ®fck+J@€I€I€target-module@4012c000ti,sysc-omap4ti,sysc ðslimbus1£@À@À LrevsyscVc §!@®fck+J@ÀIÀIÀtarget-module@401f1000ti,sysc-omap4ti,syscðaess£@@ LrevsyscF c §!®fck+J@IImcbsp@48096000ti,omap4-mcbsp£H `ÿLmpu :)common{€ðmcbsp4x[[ }txrx qdisabledkeypad@4a31c000ti,omap4-keypad£J1À€ :xLmpuðkbddmm@4e000000 ti,omap4-dmm£N :qðdmmemif@4c000000 ti,emif-4d£L :nðemif1¥Š“ª¿emif@4d000000 ti,emif-4d£M :oðemif2¥Š“ª¿ocp2scp@4a0ad000ti,omap-ocp2scp£J Ð+Jðocp2scp_usb_phyusb2phy@4a0ad080 ti,omap-usb2£J ЀXÒu§v®wkupclkÞè|mailbox@4a0f4000ti,omap4-mailbox£J@ :ðmailboxéõmbox_ipu  $mbox_dsp  $target-module@4a10a000ti,sysc-omap4ti,syscðfdif£J J  LrevsyscV F cT §q®fck+ JJ timer@4a318000ti,omap3430-timer£J1€€ :%ðtimer1/ §w ®fcktimer@48032000ti,omap3430-timer£H € :&ðtimer2timer@48034000ti,omap4430-timer£H@€ :'ðtimer3timer@48036000ti,omap4430-timer£H`€ :(ðtimer4timer@40138000ti,omap4430-timer£@€€I€€ :)ðtimer5>timer@4013a000ti,omap4430-timer£@ €I € :*ðtimer6>timer@4013c000ti,omap4430-timer£@À€IÀ€ :+ðtimer7>timer@4013e000ti,omap4430-timer£@à€Ià€ :,ðtimer8K>timer@4803e000ti,omap4430-timer£Hà€ :-ðtimer9Ktimer@48086000ti,omap3430-timer£H`€ :.ðtimer10Ktimer@48088000ti,omap4430-timer£H€€ :/ðtimer11Kusbhstll@4a062000 ti,usbhs-tll£J  :N ðusb_tll_hsusbhshost@4a064000ti,usbhs-host£J@ ðusb_host_hs+J §xyz3®refclk_60m_intrefclk_60m_ext_p1refclk_60m_ext_p2 Xehci-phyohci@4a064800ti,ohci-omap3£JH :Lcehci@4a064c00 ti,ehci-omap£JL :M{{control-phy@4a002300ti,control-phy-usb2£J#Lpowerèucontrol-phy@4a00233cti,control-phy-otghs£J#<Lotghs_controlè}usb_otg_hs@4a0ab000ti,omap4-musb£J °ÿ:\])mcdma ðusb_otg_hs€|{| ˆusb2-phy’¥ Ò}®Ä½2aes@4b501000 ti,omap4-aesðaes1£KP  :Ux[o[n}txrxaes@4b701000 ti,omap4-aesðaes2£Kp  :@x[r[q}txrxdes@480a5000 ti,omap4-desðdes£H P  :Rx[u[t}txrxsham@4b100000ti,omap4-shamðsham£K :3x[w}rxregulator-abb-mpu ti,abb-v2ºabb_mpu+À§Ü2íqokay£J0{ÐJ0`Lbase-addressint-addressxý£èO€èû1Èregulator-abb-iva ti,abb-v2ºabb_iva+À§Ü2í qdisabled£J0{ØJ0`Lbase-addressint-addresstarget-module@56000000ti,sysc-omap4ti,syscðgpu£VüVü LrevsyscFc §~®fck+ JVdss@58000000 ti,omap4-dss£X€qok ðdss_core §®fck+Jdispc@58001000ti,omap4-dispc£X : ðdss_dispc §®fckencoder@58002000ti,omap4-rfbi£X  qdisabled ðdss_rfbi§ ®fckickencoder@58003000ti,omap4-venc£X0 qdisabled ðdss_venc § ®fckencoder@58004000 ti,omap4-dsi£X@XB@XC Lprotophypll :5 qdisabled ðdss_dsi1§  ®fcksys_clkencoder@58005000 ti,omap4-dsi£XPXR@XS Lprotophypll :T qdisabled ðdss_dsi2§  ®fcksys_clkencoder@58006000ti,omap4-hdmi £X`XbXcXdLwppllphycore :eqok ðdss_hdmi§   ®fcksys_clkx[L }audio_tx €‡default•portendpoint ‚èŠbandgap@4a002260£J"`J#,ti,omap4430-bandgap %èƒthermal-zonescpu_thermal ;ú Qè _ƒ oN tripscpu_alert |†  ˆÐpassiveè„cpu_crit |èH ˆÐ criticalcooling-mapsmap0 “„ ˜…ÿÿÿÿÿÿÿÿmemory@80000000†memory£€@soundti,abe-twl6040 §DuoVero °I𠽆 Æsa ÑHeadset StereophoneHSOLHeadset StereophoneHSORHSMICHeadset MicHeadset MicHeadset Mic Biashsusb1_phyusb-nop-xceiv â^Þ‡default•‡§W ®main_clk^$øè{w2cbw0015_vmmc‡default•ˆregulator-fixed ºw2cbw0015É-ÆÀá-ÆÀ u^  îp‘ ÿèoleds gpio-ledsled0 duovero:blue:led0 è‰ heartbeatgpio_keys gpio-keys+button0 button0 - è‰ 8connectorhdmi-connector hdmid F^portendpoint Šè‚regulator-vddvarioregulator-fixed ºvddvario-è\regulator-vdd33aregulator-fixedºvdd33a-è] compatibleinterrupt-parent#address-cells#size-cellsmodelstdout-pathi2c0i2c1i2c2i2c3serial0serial1serial2serial3display0device_typenext-level-cacheregclocksclock-namesclock-latencyoperating-points#cooling-cellsphandleti,hwmodsinterrupt-controller#interrupt-cellscache-unifiedcache-levelinterruptssramranges#clock-cellsclock-frequencyti,bit-shiftti,max-divti,autoidle-shiftti,index-starts-at-oneti,invert-autoidle-bitclock-multclock-divti,index-power-of-twoassigned-clocksassigned-clock-ratesti,dividersti,clock-divti,clock-mult#pinctrl-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsreg-namesti,sysc-maskti,sysc-sidlestatusdmasdma-namesgpmc,num-csgpmc,num-waitpinsti,no-idle-on-initbank-widthgpmc,device-widthgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsengpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,wait-monitoring-nsgpmc,clk-activation-nsgpmc,wr-data-mux-bus-nsgpmc,wr-access-nsvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressphy-modegpmc,mux-add-datagpmc,sync-readgpmc,sync-writegpmc,sync-clk-psinterrupts-extended#hwlock-cellsregulator-always-onusb-supply#pwm-cells#io-channel-cellsti,audpwron-gpiovio-supplyv2v1-supplyenable-active-highpagesizeti,spi-num-csti,dual-voltti,needs-special-resetpbias-supplyvmmc-supplyti,bus-widthti,non-removablecap-power-off-cardinterrupt-names#iommu-cellsti,sysc-midleti,sysc-delay-usti,iommu-bus-err-backti,buffer-sizephy-typehw-caps-read-idle-ctrlhw-caps-ll-interfacehw-caps-temp-alertctrl-module#phy-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,timer-alwonti,timer-dspti,timer-pwmport1-moderemote-wakeup-connectedphysusb-phyphy-namesmultipointnum-epsram-bitsinterface-typepowerti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infovdda-supplyremote-endpoint#thermal-sensor-cellspolling-delay-passivepolling-delaythermal-sensorscoefficientstemperaturehysteresistripcooling-deviceti,modelti,mclk-freqti,mcpdmti,twl6040ti,audio-routingreset-gpiosstartup-delay-usregulator-boot-onlabellinux,default-triggerlinux,codewakeup-sourcehpd-gpios