*8ʬ( ~t$ti,omap4-pandati,omap4430ti,omap4 +7TI OMAP4 PandaBoardchosen=/ocp/serial@48020000aliasesI/ocp/i2c@48070000N/ocp/i2c@48072000S/ocp/i2c@48060000X/ocp/i2c@48350000]/ocp/serial@4806a000e/ocp/serial@4806c000m/ocp/serial@48020000u/ocp/serial@4806e000 }/connector0 /connector17/ocp/usbhshost@4a064000/ehci@4a064c00/hub@1/usbether@1cpus+cpu@0arm,cortex-a9cpucpu  'O 5acpu@1arm,cortex-a9cpupmuarm,cortex-a9-pmudebugssinterrupt-controller@48241000arm,cortex-a9-gic !H$H$ l2-cache-controller@48242000arm,pl310-cacheH$ 2@local-timer@48240600arm,cortex-a9-twd-timerH$  L  interrupt-controller@48281000ti,omap4-wugen-mpu !H( socti,omap-inframpu ti,omap4-mpumpuWdsp ti,omap3-c64dspiva ti,ivahdivaocpti,omap4-l3-nocsimple-bus+\l3_main_1l3_main_2l3_main_3DD EL  l4@4a000000ti,omap4-l4-cfgsimple-bus+ \Jcm1@4000ti,omap4-cm1simple-bus@ + \@ clocks+extalt_clkin_ckc fixed-clockpDpad_clks_src_ckc fixed-clockppad_clks_ck@108cti,gate-clockpad_slimbus_core_clks_ckc fixed-clockpsecure_32k_clk_src_ckc fixed-clockpslimbus_src_clkc fixed-clockpslimbus_clk@108cti,gate-clock sys_32k_ckc fixed-clockp0virt_12000000_ckc fixed-clockp7virt_13000000_ckc fixed-clockp]@8virt_16800000_ckc fixed-clockpY9virt_19200000_ckc fixed-clockp$:virt_26000000_ckc fixed-clockp;virt_27000000_ckc fixed-clockp<virt_38400000_ckc fixed-clockpI=tie_low_clock_ckc fixed-clockputmi_phy_clkout_ckc fixed-clockpxclk60mhsp1_ckc fixed-clockpzxclk60mhsp2_ckc fixed-clockp{xclk60motg_ckc fixed-clockpdpll_abe_ck@1e0cti,omap4-dpll-m4xen-clock  dpll_abe_x2_ck@1f0cti,omap4-dpll-x2-clock  dpll_abe_m2x2_ck@1f0cti,divider-clock  abe_24m_fclkcfixed-factor-clock abe_clk@108cti,divider-clock dpll_abe_m3x2_ck@1f4cti,divider-clock core_hsd_byp_clk_mux_ck@12cc ti,mux-clock,dpll_core_ck@120cti,omap4-dpll-core-clock $,(dpll_core_x2_ckcti,omap4-dpll-x2-clockdpll_core_m6x2_ck@140cti,divider-clock@dpll_core_m2_ck@130cti,divider-clock0ddrphy_ckcfixed-factor-clockdpll_core_m5x2_ck@13ccti,divider-clock<div_core_ck@100cti,divider-clockdiv_iva_hs_clk@1dccti,divider-clockdiv_mpu_hs_clk@19ccti,divider-clockdpll_core_m4x2_ck@138cti,divider-clock8dll_clk_div_ckcfixed-factor-clockdpll_abe_m2_ck@1f0cti,divider-clock "dpll_core_m3x2_gate_ck@134c ti,composite-no-wait-gate-clock4dpll_core_m3x2_div_ck@134cti,composite-divider-clock4dpll_core_m3x2_ckcti,composite-clockBdpll_core_m7x2_ck@144cti,divider-clockDiva_hsd_byp_clk_mux_ck@1acc ti,mux-clockdpll_iva_ck@1a0cti,omap4-dpll-clock7dpll_iva_x2_ckcti,omap4-dpll-x2-clockdpll_iva_m4x2_ck@1b8cti,divider-clock~dpll_iva_m5x2_ck@1bccti,divider-clock] dpll_mpu_ck@160cti,omap4-dpll-clock`dlhdpll_mpu_m2_ck@170cti,divider-clockpper_hs_clk_div_ckcfixed-factor-clock#usb_hs_clk_div_ckcfixed-factor-clock)l3_div_ck@100cti,divider-clock l4_div_ck@100cti,divider-clock lp_clk_div_ckcfixed-factor-clock >mpu_periphclkcfixed-factor-clockocp_abe_iclk@528cti,divider-clock !((per_abe_24m_fclkcfixed-factor-clock"dummy_ckc fixed-clockpclockdomainsmpuss_cm@300 ti,omap4-cm+ \clk@20 ti,clkctrl ctesla_cm@400 ti,omap4-cm+ \clk@20 ti,clkctrl cabe_cm@500 ti,omap4-cm+ \clk@20 ti,clkctrl lc!cm2@8000ti,omap4-cm2simple-bus + \ clocks+per_hsd_byp_clk_mux_ck@14cc ti,mux-clock#L$dpll_per_ck@140cti,omap4-dpll-clock$@DLH%dpll_per_m2_ck@150cti,divider-clock%P-dpll_per_x2_ck@150cti,omap4-dpll-x2-clock%P&dpll_per_m2x2_ck@150cti,divider-clock&P,dpll_per_m3x2_gate_ck@154c ti,composite-no-wait-gate-clock&T'dpll_per_m3x2_div_ck@154cti,composite-divider-clock&T(dpll_per_m3x2_ckcti,composite-clock'(Cdpll_per_m4x2_ck@158cti,divider-clock&X.dpll_per_m5x2_ck@15ccti,divider-clock&\dpll_per_m6x2_ck@160cti,divider-clock&`+dpll_per_m7x2_ck@164cti,divider-clock&ddpll_usb_ck@180cti,omap4-dpll-j-type-clock)*dpll_usb_clkdcoldo_ck@1b4cti,fixed-factor-clock*4Adpll_usb_m2_ck@190cti,divider-clock*/ducati_clk_mux_ck@100c ti,mux-clock+func_12m_fclkcfixed-factor-clock,func_24m_clkcfixed-factor-clock-func_24mc_fclkcfixed-factor-clock,func_48m_fclk@108cti,divider-clock,(func_48mc_fclkcfixed-factor-clock,func_64m_fclk@108cti,divider-clock.(func_96m_fclk@108cti,divider-clock,(init_60m_fclk@104cti,divider-clock/(yper_abe_nc_fclk@108cti,divider-clock"sha2md5_fck@15c8cti,gate-clock usb_phy_cm_clk32k@640cti,gate-clock0@wclockdomainsl3_init_clkdmti,clockdomain*l4_ao_cm@600 ti,omap4-cm+ \clk@20 ti,clkctrl c_l3_1_cm@700 ti,omap4-cm+ \clk@20 ti,clkctrl cl3_2_cm@800 ti,omap4-cm+ \clk@20 ti,clkctrl cducati_cm@900 ti,omap4-cm + \ clk@20 ti,clkctrl cl3_dma_cm@a00 ti,omap4-cm + \ clk@20 ti,clkctrl cl3_emif_cm@b00 ti,omap4-cm + \ clk@20 ti,clkctrl cd2d_cm@c00 ti,omap4-cm + \ clk@20 ti,clkctrl cl4_cfg_cm@d00 ti,omap4-cm + \ clk@20 ti,clkctrl cl3_instr_cm@e00 ti,omap4-cm+ \clk@20 ti,clkctrl $civahd_cm@f00 ti,omap4-cm+ \clk@20 ti,clkctrl ciss_cm@1000 ti,omap4-cm+ \clk@20 ti,clkctrl cql3_dss_cm@1100 ti,omap4-cm+ \clk@20 ti,clkctrl cl3_gfx_cm@1200 ti,omap4-cm+ \clk@20 ti,clkctrl cl3_init_cm@1300 ti,omap4-cm+ \clk@20 ti,clkctrl cpl4_per_cm@1400 ti,omap4-cm+ \clk@20 ti,clkctrl Dc\scm@2000ti,omap4-scm-coresimple-bus + \ ctrl_module_corescm_conf@0syscon+scm@100000%ti,omap4-scm-padconf-coresimple-bus+ \ctrl_module_pad_corepinmux@40 ti,omap4-padconfpinctrl-single@+O! ^|default12345^pinmux_twl6040_pins`dpinmux_mcpdm_pins(rpinmux_mcbsp1_pins tpinmux_dss_dpi_pins"$&(*,.0246tvxz|~1pinmux_tfp410_pinsD2pinmux_dss_hdmi_pinsZ\^3pinmux_tpd12s015_pins"HX 4pinmux_hsusbb1_pins`           5pinmux_i2c1_pins`pinmux_i2c2_pinshpinmux_i2c3_pinsipinmux_i2c4_pinsjpinmux_wl12xx_gpio &,02pinmux_wl12xx_pins@8:  mpinmux_twl6030_pins^Aaomap4_padconf_global@5a0sysconsimple-busp+ \p6pbias_regulator@60ti,pbias-omap4ti,pbias-omap`6pbias_mmc_omap4pbias_mmc_omap4w@-kl4@300000ti,omap4-l4-wkupsimple-bus+ \0counter@4000ti,omap-counter32k@  counter_32kprm@6000 ti,omap4-prm`  L + \` clocks+sys_clkin_ck@110c ti,mux-clock789:;<=abe_dpll_bypass_clk_mux_ck@108c ti,mux-clock0 abe_dpll_refclk_mux_ck@10cc ti,mux-clock0  dbgclk_mux_ckcfixed-factor-clockl4_wkup_clk_mux_ck@108c ti,mux-clock>syc_clk_div_ck@100cti,divider-clockusim_ck@1858cti,divider-clock.X(?usim_fclk@1858cti,gate-clock?Xtrace_clk_div_ckcti,clkdm-gate-clock @Abandgap_fclk@1888cti,gate-clock0clockdomainsemu_sys_clkdmti,clockdomainAl4_wkup_cm@1800 ti,omap4-cm+ \clk@20 ti,clkctrl \cxemu_sys_cm@1a00 ti,omap4-cm+ \clk@20 ti,clkctrl c@scrm@a000ti,omap4-scrm clocks+auxclk0_src_gate_ck@310c ti,composite-no-wait-gate-clockBDauxclk0_src_mux_ck@310cti,composite-mux-clock BCEauxclk0_src_ckcti,composite-clockDEFauxclk0_ck@310cti,divider-clockFVauxclk1_src_gate_ck@314c ti,composite-no-wait-gate-clockBGauxclk1_src_mux_ck@314cti,composite-mux-clock BCHauxclk1_src_ckcti,composite-clockGHIauxclk1_ck@314cti,divider-clockIWauxclk2_src_gate_ck@318c ti,composite-no-wait-gate-clockBJauxclk2_src_mux_ck@318cti,composite-mux-clock BCKauxclk2_src_ckcti,composite-clockJKLauxclk2_ck@318cti,divider-clockLXauxclk3_src_gate_ck@31cc ti,composite-no-wait-gate-clockBMauxclk3_src_mux_ck@31ccti,composite-mux-clock BCNauxclk3_src_ckcti,composite-clockMNOauxclk3_ck@31ccti,divider-clockOYauxclk4_src_gate_ck@320c ti,composite-no-wait-gate-clockB Pauxclk4_src_mux_ck@320cti,composite-mux-clock BC Qauxclk4_src_ckcti,composite-clockPQRauxclk4_ck@320cti,divider-clockR Zauxclk5_src_gate_ck@324c ti,composite-no-wait-gate-clockB$Sauxclk5_src_mux_ck@324cti,composite-mux-clock BC$Tauxclk5_src_ckcti,composite-clockSTUauxclk5_ck@324cti,divider-clockU$[auxclkreq0_ck@210c ti,mux-clockVWXYZ[auxclkreq1_ck@214c ti,mux-clockVWXYZ[auxclkreq2_ck@218c ti,mux-clockVWXYZ[auxclkreq3_ck@21cc ti,mux-clockVWXYZ[auxclkreq4_ck@220c ti,mux-clockVWXYZ[ auxclkreq5_ck@224c ti,mux-clockVWXYZ[$clockdomainsscm@c000ti,omap4-scm-wkupctrl_module_wkuppadconf@1e000%ti,omap4-scm-padconf-wkupsimple-bus+ \ctrl_module_pad_wkuppinmux@40 ti,omap4-padconfpinctrl-single@8+O! ^|pinmux_leds_wkpinspinmux_twl6030_wkup_pinsbocmcram@40304000 mmio-sram@0@dma-controller@4a056000ti,omap4430-sdmaJ`0L    # dma_system]gpio@4a310000ti,omap4-gpioJ1 Lgpio10BR !gpio@48055000ti,omap4-gpioHP Lgpio2BR !ogpio@48057000ti,omap4-gpioHp Lgpio3BR !gpio@48059000ti,omap4-gpioH L gpio4BR !egpio@4805b000ti,omap4-gpioH L!gpio5BR !gpio@4805d000ti,omap4-gpioH L"gpio6BR !target-module@48076000ti,sysc-omap4ti,sysc slimbus2H`H` ^revsyschu \fck+ \H`elm@48078000ti,am3352-elmH  Lelm disabledgpmc@50000000ti,omap4430-gpmcP+ L]rxtxgpmc fck !BRserial@4806a000ti,omap4-uartH LHuart1plserial@4806c000ti,omap4-uartH LIuart2plI^serial@48020000ti,omap4-uartH LJuart3plJ^serial@4806e000ti,omap4-uartH LFuart4plF^target-module@4a0db000ti,sysc-omap4-srti,syscsmartreflex_ivaJ 8^syschu _fck+ \J smartreflex@0ti,omap4-smartreflex-iva Lftarget-module@4a0dd000ti,sysc-omap4-srti,syscsmartreflex_coreJ 8^syschu _fck+ \J smartreflex@0ti,omap4-smartreflex-core Ltarget-module@4a0d9000ti,sysc-omap4-srti,syscsmartreflex_mpuJ 8^syschu _fck+ \J smartreflex@0ti,omap4-smartreflex-mpu Lspinlock@4a0f6000ti,omap4-hwspinlockJ` spinlocki2c@48070000 ti,omap4-i2cH L8+i2c1default`ptwl@48H L ti,twl6030 !defaultabrtcti,twl4030-rtcL regulator-vaux1ti,twl6030-vaux1B@-regulator-vaux2ti,twl6030-vaux2O*regulator-vaux3ti,twl6030-vaux3B@-regulator-vmmcti,twl6030-vmmcO-lregulator-vppti,twl6030-vppw@&%regulator-vusimti,twl6030-vusimO,@ regulator-vdacti,twl6030-vdacregulator-vanati,twl6030-vanaregulator-vcxioti,twl6030-vcxioregulator-vusbti,twl6030-vusbcregulator-v1v8ti,twl6030-v1v8fregulator-v2v1ti,twl6030-v2v1gusb-comparatorti,twl6030-usbL cpwmti,twl6030-pwm pwmledti,twl6030-pwmled gpadcti,twl6030-gpadcLtwl@4b ti,twl6040cKdefaultd Lw (e9fDgPsi2c@48072000 ti,omap4-i2cH  L9+i2c2defaulthpi2c@48060000 ti,omap4-i2cH L=+i2c3defaultipeeprom@50 ti,eepromPi2c@48350000 ti,omap4-i2cH5 L>+i2c4defaultjpspi@48098000ti,omap4-mcspiH  LA+mcspi1c@]#]$]%]&]'](])]* tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap4-mcspiH  LB+mcspi2c ]+],]-].tx0rx0tx1rx11w@480b2000 ti,omap3-1wH  L:hdq1wspi@480b8000ti,omap4-mcspiH  L[+mcspi3c]]tx0rx0spi@480ba000ti,omap4-mcspiH  L0+mcspi4c]F]Gtx0rx0mmc@4809c000ti,omap4-hsmmcH  LSmmc1q~]=]>txrxklmmc@480b4000ti,omap4-hsmmcH @ LVmmc2~]/]0txrx disabledmmc@480ad000ti,omap4-hsmmcH  L^mmc3~]M]Ntxrx disabledmmc@480d1000ti,omap4-hsmmcH  L`mmc4~]9]:txrx disabledmmc@480d5000ti,omap4-hsmmcH P L;mmc5~];]<txrxdefaultmn;^+wlcore@2 ti,wl1271 oLIhsi@4a058000 ti,omap4-hsiJ@J^sysgddhsi phsi_fck LGgdd_mpu+ \J@hsi-port@2000ti,omap4-hsi-port (^txrx LChsi-port@3000ti,omap4-hsi-port08^txrx LDmmu@4a066000ti,omap4-iommuJ` Lmmu_dsptarget-module@52000000ti,sysc-omap4ti,syscissRR ^revsysch u qfck+ \Rmmu@55082000ti,omap4-iommuU  Ldmmu_ipu)wdt@4a314000ti,omap4-wdtti,omap3-wdtJ1@ LP wd_timer2wdt@40130000ti,omap4-wdtti,omap3-wdt@I L$ wd_timer3mcpdm@40132000ti,omap4-mcpdm@ I ^mpudma Lpmcpdm]A]Bup_linkdn_linkokaydefaultrspdmclkdmic@4012e000ti,omap4-dmic@I^mpudma Lrdmic]Cup_link disabledmcbsp@40122000ti,omap4-mcbsp@ I ^mpudma Lcommon?mcbsp1]!]"txrxokaydefaulttmcbsp@40124000ti,omap4-mcbsp@@I@^mpudma Lcommon?mcbsp2]]txrx disabledmcbsp@40126000ti,omap4-mcbsp@`I`^mpudma Lcommon?mcbsp3]]txrx disabledtarget-module@40128000ti,sysc-mcaspti,syscmcasp@@ ^revsyscu ! fck+\@IItarget-module@4012c000ti,sysc-omap4ti,sysc slimbus1@@ ^revsyschu !@fck+\@IItarget-module@401f1000ti,sysc-omap4ti,syscaess@@ ^revsysc  u !fck+\@IImcbsp@48096000ti,omap4-mcbspH `^mpu Lcommon?mcbsp4]] txrx disabledkeypad@4a31c000ti,omap4-keypadJ1 Lx^mpukbddmm@4e000000 ti,omap4-dmmN Lqdmmemif@4c000000 ti,emif-4dL Lnemif1NWnuemif@4d000000 ti,emif-4dM Loemif2NWnuocp2scp@4a0ad000ti,omap-ocp2scpJ +\ocp2scp_usb_phyusb2phy@4a0ad080 ti,omap-usb2J ЀXvwwkupclk}mailbox@4a0f4000ti,omap4-mailboxJ@ Lmailboxmbox_ipu  mbox_dsp  target-module@4a10a000ti,sysc-omap4ti,syscfdifJJ ^revsysch   u qfck+ \Jtimer@4a318000ti,omap3430-timerJ1 L%timer1  x fcktimer@48032000ti,omap3430-timerH  L&timer2timer@48034000ti,omap4430-timerH@ L'timer3timer@48036000ti,omap4430-timerH` L(timer4timer@40138000ti,omap4430-timer@I L)timer5timer@4013a000ti,omap4430-timer@I L*timer6timer@4013c000ti,omap4430-timer@I L+timer7timer@4013e000ti,omap4430-timer@I L,timer8&timer@4803e000ti,omap4430-timerH L-timer9&timer@48086000ti,omap3430-timerH` L.timer10&timer@48088000ti,omap4430-timerH L/timer11&usbhstll@4a062000 ti,usbhs-tllJ  LN usb_tll_hsusbhshost@4a064000ti,usbhs-hostJ@ usb_host_hs+\ yz{3refclk_60m_intrefclk_60m_ext_p1refclk_60m_ext_p2 3ehci-phyohci@4a064800ti,ohci-omap3JH LL>ehci@4a064c00 ti,ehci-omapJL LMV|+hub@1 usb424,9514+usbether@1 usb424,ec00control-phy@4a002300ti,control-phy-usb2J#^powervcontrol-phy@4a00233cti,control-phy-otghsJ#<^otghs_control~usb_otg_hs@4a0ab000ti,omap4-musbJ L\]mcdma usb_otg_hs[}V} cusb2-phymx ~92aes@4b501000 ti,omap4-aesaes1KP LU]o]ntxrxaes@4b701000 ti,omap4-aesaes2Kp L@]r]qtxrxdes@480a5000 ti,omap4-desdesH P LR]u]ttxrxsham@4b100000ti,omap4-shamshamK L3]wrxregulator-abb-mpu ti,abb-v2abb_mpu+2okayJ0{J0`^base-addressint-addressxO1regulator-abb-iva ti,abb-v2abb_iva+2 disabledJ0{J0`^base-addressint-addresstarget-module@56000000ti,sysc-omap4ti,syscgpuVV ^revsysc u fck+ \Vdss@58000000 ti,omap4-dssXok dss_core fck+\dispc@58001000ti,omap4-dispcX L dss_dispc fckencoder@58002000ti,omap4-rfbiX  disabled dss_rfbi fckickencoder@58003000ti,omap4-vencX0 disabled dss_venc fckencoder@58004000 ti,omap4-dsiX@XB@XC ^protophypll L5 disabled dss_dsi1  fcksys_clkencoder@58005000 ti,omap4-dsiXPXR@XS ^protophypll LTok dss_dsi2  fcksys_clkencoder@58006000ti,omap4-hdmi X`XbXcXd^wppllphycore Leok dss_hdmi  fcksys_clk]L audio_txportendpointportendpoint bandgap@4a002260J"`J#,ti,omap4430-bandgapthermal-zonescpu_thermal,BP`N tripscpu_alertmypassivecpu_critmHy criticalcooling-mapsmap0 lpddr2#Elpida,ECB240ABACNjedec,lpddr2-s4  /ulpddr2-timings@0jedec,lpddr2-timings<EׄNRTFPY:]f'kLpLtLy:|P_~@B@pplpddr2-timings@1jedec,lpddr2-timings<E NRTFPY:]f'k'pLtLy:|P_~@B@ppmemory@80000000memory@leds gpio-ledsdefaultheartbeatpandaboard::status1  heartbeatmmcpandaboard::status2 mmc0soundti,abe-twl6040 PandaBoardI s Headset StereophoneHSOLHeadset StereophoneHSORExt SpkHFLExt SpkHFRLine OutAUXLLine OutAUXRHSMICHeadset MicHeadset MicHeadset Mic BiasAFMLLine InAFMRLine Inhsusb1_power_regregulator-fixed hsusb1_vbus2Z2Z 4 pP 1hsusb1_phyusb-nop-xceiv Co OY main_clkp$|wl12xx_vmmcdefaultregulator-fixedvwl1271w@w@ 4o  pPnencoder0 ti,tfp410 Zports+port@0endpointport@1endpointconnector0dvi-connectordvi j rportendpointencoder1 ti,tpd12s015$oo oports+port@0endpointport@1endpointconnector1hdmi-connectorhdmiaportendpoint compatibleinterrupt-parent#address-cells#size-cellsmodelstdout-pathi2c0i2c1i2c2i2c3serial0serial1serial2serial3display0display1ethernetdevice_typenext-level-cacheregclocksclock-namesclock-latencyoperating-points#cooling-cellsphandleti,hwmodsinterrupt-controller#interrupt-cellscache-unifiedcache-levelinterruptssramranges#clock-cellsclock-frequencyti,bit-shiftti,max-divti,autoidle-shiftti,index-starts-at-oneti,invert-autoidle-bitclock-multclock-divti,index-power-of-twoassigned-clocksassigned-clock-ratesti,dividersti,clock-divti,clock-mult#pinctrl-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsreg-namesti,sysc-maskti,sysc-sidlestatusdmasdma-namesgpmc,num-csgpmc,num-waitpinsti,no-idle-on-initinterrupts-extended#hwlock-cellsregulator-always-onusb-supply#pwm-cells#io-channel-cellsti,audpwron-gpiovio-supplyv2v1-supplyenable-active-highti,spi-num-csti,dual-voltti,needs-special-resetpbias-supplyvmmc-supplybus-widthnon-removablecap-power-off-cardref-clock-frequencyinterrupt-names#iommu-cellsti,sysc-midleti,sysc-delay-usti,iommu-bus-err-backti,buffer-sizephy-typehw-caps-read-idle-ctrlhw-caps-ll-interfacehw-caps-temp-alertcs1-useddevice-handlectrl-module#phy-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,timer-alwonti,timer-dspti,timer-pwmport1-moderemote-wakeup-connectedphysusb-phyphy-namesmultipointnum-epsram-bitsinterface-typepowerti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infovdd-supplyvdda-supplyremote-endpointdata-lines#thermal-sensor-cellspolling-delay-passivepolling-delaythermal-sensorscoefficientstemperaturehysteresistripcooling-devicedensityio-widthtRPab-min-tcktRCD-min-tcktWR-min-tcktRASmin-min-tcktRRD-min-tcktWTR-min-tcktXP-min-tcktRTP-min-tcktCKE-min-tcktCKESR-min-tcktFAW-min-tckmin-freqmax-freqtRPabtRCDtWRtRAS-mintRRDtWTRtXPtRTPtCKESRtDQSCK-maxtFAWtZQCStZQCLtZQinittRAS-max-nstDQSCK-max-deratedlabelgpioslinux,default-triggerti,modelti,mclk-freqti,mcpdmti,twl6040ti,audio-routingstartup-delay-usregulator-boot-onreset-gpiosvcc-supplypowerdown-gpiosdigitalddc-i2c-bus