Ð þí]P8W8(W4toradex,iristoradex,colibri_t20-512nvidia,tegra20&"7Toradex Colibri T20 512MB on Irischosen=serial0:115200n8aliasesI/i2c@7000d000/tps6586x@34N/rtc@7000e000S/serial@70006000[/serial@70006300memorycmemoryo iram@40000000 mmio-sramo@ s@vde@400oüzhost1x@50000000!nvidia,tegra20-host1xsimple-busoP@‡AC’™ host1x sTTmpe@54040000nvidia,tegra20-mpeoT ‡D’<™< mpevi@54080000nvidia,tegra20-vioT ‡E’d™ viepp@540c0000nvidia,tegra20-eppoT  ‡F’™ eppisp@54100000nvidia,tegra20-ispoT ‡G’™ ispgr2d@54140000nvidia,tegra20-gr2doT ‡H’™ 2dgr3d@54180000nvidia,tegra20-gr3doT’™ 3ddc@54200000nvidia,tegra20-dcoT  ‡I’y ¬dcparent™ dc¸rgb Ädisableddc@54240000nvidia,tegra20-dcoT$ ‡J’y ¬dcparent™ dc¸rgb Ädisabledhdmi@54280000nvidia,tegra20-hdmioT( ‡K’3u ¬hdmiparent™3 hdmiÄokayËÖá ôotvo@542c0000nvidia,tegra20-tvooT, ‡L’f Ädisableddsi@54300000nvidia,tegra20-dsioT0’0™0 dsi Ädisabledtimer@50040600arm,cortex-a9-twd-timer&oP  ‡ ’„interrupt-controller@50041000arm,cortex-a9-gicoPP&cache-controller@50043000arm,pl310-cacheoP0 * ;KYinterrupt-controller@60004000nvidia,tegra20-ictlr o`@`AP`BP`CP&timer@60005000nvidia,tegra20-timero`P`0‡)*’clock@60006000nvidia,tegra20-caro``erflow-controller@60007000nvidia,tegra20-flowctrlo`pdma@6000a000nvidia,tegra20-apbdmao` À‡hijklmnopqrstuvw’"™" dma ahb@6000c000nvidia,tegra20-ahbo`Àgpio@6000d000nvidia,tegra20-gpioo`ÐT‡ !"#7WYŠ–vde@6001a000nvidia,tegra20-vdeHo` `°`À`Â`Ä`Æ`È`Ê`Ø*¦sxebsevmbeppemcetfeppbvdmaframeid°$‡   µsync-tokenbsevsxe’=™=apbmisc@70000800nvidia,tegra20-apbmiscopdppinmux@70000014nvidia,tegra20-pinmux opp€ p ph¨ÅdefaultÓ pinmux audio_refclkÝcdev1 éplla_outùcrtÝcrtpécrtùdap3Ýdap3édap3ùdisplaya{Ýld0ld1ld2ld3ld4ld5ld6ld7ld8ld9ld10ld11ld12ld13ld14ld15ld16ld17lhslpw0lpw2lsc0lsc1lscklsdalspilvs édisplayagpio_dteÝdteérsvd1ùgpio_gmi<Ýataatcatdatedap1dap2dap4gpuirrxirtxspiaspibspicégmiùgpio_ptaÝptaérsvd4ùgpio_uacÝuacérsvd2ùhdintÝhdintéhdmii2c1Ýrméi2c1ùi2c3Ýdtféi2c3ùi2cddcÝddcéi2c2ùi2cpÝi2cpéi2cpùirdaÝuadéirdaùnandÝkbcakbcckbcdkbcekbcfénandùowcÝowcéowrùpmcÝpmcépwr_onpwm Ýsdbsdcsddépwmsdio4 Ýatbgmagmeésdio4ùspi1Ýspidspiespiféspi1ùspi4Ýslxaslxcslxdslxkéspi4ùuartaÝsdio1éuartaùuartdÝgmcéuartdùulpi Ýuaauabudaéulpiùulpi_refclkÝcdev2 épllp_out4ùusb_gpio Ýspigspih éspi2_altùviÝdtadtbdtcdtdéviùvi_scÝcsusévi_sensor_clkùdas@70000c00nvidia,tegra20-dasop €ac97@70002000nvidia,tegra20-ac97op  ‡Q’™ ac97 rxtxÄokay $¨ <xi2s@70002800nvidia,tegra20-i2sop( ‡ ’ ™  i2s  rxtx Ädisabledi2s@70002a00nvidia,tegra20-i2sop* ‡’™ i2s  rxtx Ädisabledserial@70006000nvidia,tegra20-uartop`@S ‡$’™ serial  rxtxÄokayserial@70006040nvidia,tegra20-uartop`@@S ‡%’`™ serial rxtx Ädisabledserial@70006200nvidia,tegra20-uartopbS ‡.’7™7 serial rxtx Ädisabledserial@70006300nvidia,tegra20-uartopcS ‡Z’A™A serial  rxtxÄokayserial@70006400nvidia,tegra20-uartopdS ‡[’B™B serial  rxtx Ädisabledgmi@70009000nvidia,tegra20-gmiopsÐÿÿÿ’*¬gmi™* gmi Ädisabledpwm@7000a000nvidia,tegra20-pwmop ]’™ pwm Ädisabledrtc@7000e000nvidia,tegra20-rtcopà ‡’i2c@7000c000nvidia,tegra20-i2copÀ ‡&’ |¬div-clkfast-clk™  i2c  rxtx Ädisabledh€spi@7000c380nvidia,tegra20-sflashopÀ€ ‡'’+™+ spi rxtx Ädisabledi2c@7000c400nvidia,tegra20-i2copÄ ‡T’6|¬div-clkfast-clk™6 i2c  rxtxÄokayh'i2c@7000c500nvidia,tegra20-i2copÅ ‡\’C|¬div-clkfast-clk™C i2c  rxtx Ädisabledi2c@7000d000nvidia,tegra20-i2c-dvcopÐ ‡5’/|¬div-clkfast-clk™/ i2c  rxtxÄokayh† tps6586x@34 ti,tps6586xo4 ‡VxŠ–“ ž ­ ¼ Ë Û ë ú  regulatorsregulator@0osys/vdd_sys> regulator@1osm0/vdd_sm0,vdd_coreRO€jO€>regulator@2osm1/vdd_sm1,vdd_cpuRB@jB@>regulator@3osm2/vdd_sm2,vin_ldo*Rw@jw@> regulator@5oldo1/vdd_ldo1,avdd_pll*RÈàjÈà>regulator@6oldo2/vdd_ldo2,vdd_rtcRO€jO€regulator@8oldo4/vdd_ldo4,avdd_osc,vddio_sysRw@jw@>regulator@9o ldo5/vdd_ldo5,vdd_fuseR2Z j2Z >regulator@10o ldo6&/vdd_ldo6,avdd_vdac,vddio_vi,vddio_camR+|Ðj+|Ðregulator@11o ldo7/vdd_ldo7,avdd_hdmiR2Z j2Z regulator@12o ldo8/vdd_ldo8,avdd_hdmi_pllRw@jw@regulator@13o ldo9/vdd_ldo9,avdd_2v85,vdd_ddr_rxR+|Ðj+|Ð>regulator@14oldo_rtc/vdd_rtc_out,vdd_cellR2Z j2Z >temperature-sensor@4cnational,lm95245oLspi@7000d400nvidia,tegra20-slinkopÔ ‡;’)™) spi  rxtx Ädisabledspi@7000d600nvidia,tegra20-slinkopÖ ‡R’,™, spi  rxtx Ädisabledspi@7000d800nvidia,tegra20-slinkopØ ‡S’.™. spi  rxtx Ädisabledspi@7000da00nvidia,tegra20-slinkopÚ ‡]’D™D spi  rxtx Ädisabledkbc@7000e200nvidia,tegra20-kbcopâ ‡U’$™$ kbc Ädisabledpmc@7000e400nvidia,tegra20-pmcopä ’n¬pclkclk32k_in‚–ˆ¯ˆÇá#úmemory-controller@7000f000nvidia,tegra20-mcopð$pð<Ä ‡Miommu@7000f024nvidia,tegra20-gartopð$Xmemory-controller@7000f400nvidia,tegra20-emcopôemc-table@83250oE2nvidia,tegra20-emc-tablehE2¸  _È ƒRemc-table@133200oPnvidia,tegra20-emc-tablehP¸  ŸÈ ƒQemc-table@166500oŠdnvidia,tegra20-emc-tablehŠd¸ !  ß È  ƒOemc-table@333000oÈnvidia,tegra20-emc-tablehȸA  ÿÈ ƒ8fuse@7000f800nvidia,tegra20-efuseopø’'¬fuse™' fusepcie@80003000nvidia,tegra20-pciecpcio€0€8 ¦padsafics‡bc µintrmsi0 CbQÿxs‚€€‚€€‚‚  ¨¨’FHv¬pexafipll_e™FHJ pexafipcie_x Ädisabledpci@1,0cpci[‚€oQÿ Ädisabledsnpci@2,0cpci[‚€oQÿ Ädisabledsnusb@c5000000nvidia,tegra20-ehciusb-ehcioÅ@ ‡utmiˆ’™ usbŸ¹Äokayusb-phy@c5000000nvidia,tegra20-usb-phyoÅ@Å@utmi ’j¬regpll_utimerutmi-pads™ usbutmi-padsˆÄ Þõ  2FZÄokayusb@c5004000nvidia,tegra20-ehciusb-ehcioÅ@@ ‡ulpi’:™: usb¹Äokay x©usb-phy@c5004000nvidia,tegra20-usb-phyoÅ@@ulpi’:]¬regpll_uulpi-link™: usbutmi-padsÄokay x©usb@c5008000nvidia,tegra20-ehciusb-ehcioÅ€@ ‡autmi’;™; usb¹Äokayusb-phy@c5008000nvidia,tegra20-usb-phyoÅ€@Å@utmi ’;j¬regpll_utimerutmi-pads™; usbutmi-padsÄ Þõ  2FÄokaysdhci@c8000000nvidia,tegra20-sdhcioÈ ‡’™ sdhci Ädisabledsdhci@c8000200nvidia,tegra20-sdhcioÈ ‡’ ™  sdhci Ädisabledsdhci@c8000400nvidia,tegra20-sdhcioÈ ‡’E™E sdhci Ädisabledsdhci@c8000600nvidia,tegra20-sdhcioÈ ‡’™ sdhciÄokay Ž—¡­cpuscpu@0ccpuarm,cortex-a9ocpu@1ccpuarm,cortex-a9opmuarm,cortex-a9-pmu‡89clocks simple-busclock@0 fixed-clockoeh€regulators simple-busregulator@100regulator-fixedod/vdd_3v3R2Z j2Z > regulator@101regulator-fixedoe /internal_usbRLK@jLK@ºÍ> ÿÙregulator@0regulator-fixedo/usb_host_vbusRLK@jLK@Í> ÿ²regulator@1regulator-fixedo/vcc_sdR2Z j2Z Í>sound@nvidia,tegra-audio-wm9712-colibri_t20nvidia,tegra-audio-wm9712ßColibri T20 AC97 AudioIìHeadphoneHPOUTLHeadphoneHPOUTRLineInLINEINLLineInLINEINRMicMIC1’pq^¬pll_apll_a_out0mclk #address-cells#size-cellscompatibleinterrupt-parentmodelstdout-pathrtc0rtc1serial0serial1device_typeregrangespoolphandleinterruptsclocksresetsreset-namesclock-namesnvidia,headstatusvdd-supplypll-supplynvidia,ddc-i2c-busnvidia,hpd-gpiointerrupt-controller#interrupt-cellsarm,data-latencyarm,tag-latencycache-unifiedcache-level#clock-cells#reset-cells#dma-cells#gpio-cellsgpio-controllerreg-namesiraminterrupt-namespinctrl-namespinctrl-0nvidia,pinsnvidia,functionnvidia,pullnvidia,tristatedmasdma-namesnvidia,codec-reset-gpionvidia,codec-sync-gpioreg-shift#pwm-cellsclock-frequencyti,system-power-controllersys-supplyvin-sm0-supplyvin-sm1-supplyvin-sm2-supplyvinldo01-supplyvinldo23-supplyvinldo4-supplyvinldo678-supplyvinldo9-supplyregulator-compatibleregulator-nameregulator-always-onregulator-min-microvoltregulator-max-microvoltnvidia,suspend-modenvidia,cpu-pwr-good-timenvidia,cpu-pwr-off-timenvidia,core-pwr-good-timenvidia,core-pwr-off-timenvidia,sys-clock-req-active-highnvidia,emc-registersinterrupt-map-maskinterrupt-mapbus-rangeassigned-addressesnvidia,num-lanesphy_typenvidia,has-legacy-modenvidia,needs-double-resetnvidia,phynvidia,hssync-start-delaynvidia,idle-wait-delaynvidia,elastic-limitnvidia,term-range-adjnvidia,xcvr-setupnvidia,xcvr-lsfslewnvidia,xcvr-lsrslewnvidia,has-utmi-pad-registersnvidia,phy-reset-gpiocd-gpiosbus-widthvmmc-supplyvqmmc-supplyenable-active-highregulator-boot-onnvidia,modelnvidia,audio-routingnvidia,ac97-controller