Ð þíV˜8Qh(0Q0Aries/DENX M53EVK/!aries,imx53-m53evkdenx,imx53-m53evkfsl,imx53chosenaliases%,/soc/aips@60000000/ethernet@63fec000!6/soc/aips@50000000/gpio@53f84000!Ê"†okayÏdefaultÝ!codec@a !fsl,sgtl5000Æ w"ƒ"Ê–./ssi@63fcc000*!fsl,imx53-ssifsl,imx51-ssifsl,imx21-ssiÆcüÀ@dÊ0“ oipgbaud ù  þrxtx †disabledaudmux@63fd0000"!fsl,imx53-audmuxfsl,imx31-audmuxÆcý@†okayÏdefaultÝ#nand@63fdb000!fsl,imx53-nandÆcý°÷ÿdÊ<†okayÏdefaultÝ$Ÿhwssi@63fe8000*!fsl,imx53-ssifsl,imx51-ssifsl,imx21-ssiÆcþ€@d`Ê2• oipgbaud ù . /þrxtx †disabledethernet@63fec000!fsl,imx53-fecfsl,imx25-fecÆcþÀ@dWÊ*** oipgahbptp†okayÏdefaultÝ%­rmiitve@63ff0000!fsl,imx53-tveÆcÿd\ÊEt otvedi_sel †disabledportendpoint›&. vpu@63ff4000!fsl,imx53-vpucnm,coda7541Æcÿ@d Ê@?operahb”¶'crypto@63ff8000!fsl,imx53-saharaÆcÿ€@dÊ»»oipgahbsram@f8000000 !mmio-sramÆøʺ.'memory@70000000ºmemoryÆp ° regulators !simple-busregulator@0!regulator-fixedÆ»3P2VÊ0Ôâ0Ôú."regulator@1!regulator-fixedÆ »lcd-supplyÊ0Ôâ0Ôú.+regulator@3!regulator-fixedÆ»vbusÊLK@âLK@  .regulator@4!regulator-fixedÆ »usb_otg_vbusÊLK@âLK@  .disp1!fsl,imx-parallel-displaybgr666ÏdefaultÝ(display-timings800x480p60%Cà¦à1 9àA(NXZ€d!p }‡portendpoint›).backlight!pwm-backlight ”* ¸ ™ @€ÿ«Ä+leds !gpio-ledsÏdefaultÝ,user1Ñuser1 ê- ×heartbeatuser2Ñuser2 ê-  ×heartbeatsound1!fsl,imx53-m53evk-sgtl5000fsl,imx-audio-sgtl5000imx53-m53evk-sgtl5000í.ü/^MIC_INMic JackMic JackMic BiasLINE_INLine In JackHeadphone JackHP_OUTExt SpkLINE_OUT# #address-cells#size-cellsmodelcompatibleethernet0gpio0gpio1gpio2gpio3gpio4gpio5gpio6i2c0i2c1i2c2mmc0mmc1mmc2mmc3serial0serial1serial2serial3serial4spi0spi1spi2device_typeregclocksclock-latencyvoltage-toleranceoperating-pointsportsinterrupt-controller#interrupt-cellsphandle#clock-cellsclock-frequencyinterrupt-parentinterruptsclock-names#phy-cellsstatusrangesresetsremote-endpointreg-namesinterrupt-namesbus-widthpinctrl-namespinctrl-0cd-gpioswp-gpiosdmasdma-names#sound-dai-cellsfsl,fifo-depthfsl,usbmiscfsl,usbphydr_modevbus-supplydisable-over-currentphy_type#index-cellsgpio-controller#gpio-cellsfsl,pinsgpr#pwm-cells#reset-cells#dma-cellsfsl,sdma-ram-script-nameidblocksirq-triggerst,sample-timest,mod-12bst,ref-selst,adc-freqst,ave-ctrlst,touch-det-delayst,settlingst,fraction-zst,i-drivepagesizeVDDA-supplyVDDIO-supplynand-bus-widthnand-ecc-modephy-modeiramregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-ongpiointerface-pix-fmtnative-modehactivevactivehfront-porchhback-porchhsync-lenvback-porchvfront-porchvsync-lenvsync-activepwmsbrightness-levelsdefault-brightness-levelpower-supplylabellinux,default-triggerssi-controlleraudio-codecaudio-routingmux-int-portmux-ext-port