Ð þíRÕ8MØ(ýM !,rikomagic,mk808rockchip,rk3066a7Rikomagic MK808aliases=/ethernet@10204000G/i2c@2002d000L/i2c@2002f000Q/i2c@20056000V/i2c@2005a000[/i2c@2005e000`/dwmmc@1021c000f/dwmmc@10214000l/dwmmc@10218000r/serial@10124000z/serial@10126000‚/serial@20064000Š/serial@20068000’/spi@20070000—/spi@20074000amba ,simple-busœdma-controller@20018000,arm,pl330arm,primecell£ €@§²½ØÀ ßapb_pclkëdma-controller@2001c000,arm,pl330arm,primecell£ À@§²½ØÀ ßapb_pclk ódisableddma-controller@20078000,arm,pl330arm,primecell£ €@§²½ØÁ ßapb_pclkë oscillator ,fixed-clockún6 xin24mgpu@10090000",rockchip,rk3066-maliarm,mali-400£ ØÅÅ ßcorebus*Å:õáOx ódisabledx§5Vgpgpmmupp0ppmmu0pp1ppmmu1pp2ppmmu2pp3ppmmu3fl2-cache-controller@10138000,arm,pl310-cache£€t‚ë/scu@1013c000,arm,cortex-a9-scu£Àglobal-timer@1013c200,arm,cortex-a9-global-timer£  § Ølocal-timer@1013c600,arm,cortex-a9-twd-timer£Æ  § Øinterrupt-controller@1013d000,arm,cortex-a9-gicŽ££ÐÁëserial@10124000&,rockchip,rk3066-uartsnps,dw-apb-uart£@ §"´¾ßbaudclkapb_pclkØ@L ódisabledËÐtxrxÚdefaultèserial@10126000&,rockchip,rk3066-uartsnps,dw-apb-uart£` §#´¾ßbaudclkapb_pclkØAM ódisabledËÐtxrxÚdefaultèqos@1012d000,syscon£Ð ëqos@1012e000,syscon£à ëqos@1012f000,syscon£ð ëqos@1012f080,syscon£ð€ ëqos@1012f100,syscon£ñ ëqos@1012f180,syscon£ñ€ ëqos@1012f200,syscon£ò ëqos@1012f280,syscon£ò€ ëusb@10180000,rockchip,rk3066-usbsnps,dwc2£ §ØÃßotgòotgú €€@@ * /usb2-phyóokayusb@101c0000 ,snps,dwc2£ §ØÉßotgòhost* /usb2-phyóokayethernet@10204000,rockchip,rk3066-emac£ @< §9 ØÄD ßhclkmacrefFdPrmii ódisableddwmmc@10214000,rockchip,rk2928-dw-mshc£!@ §ØÀHßbiuciuË Ðrx-txYOQdresetóokayúúð€púð€Údefaultè ~ˆš«dwmmc@10218000,rockchip,rk2928-dw-mshc£!€ §ØÁIßbiuciuË Ðrx-txYORdresetóokayÚdefault è~·Â«dwmmc@1021c000,rockchip,rk2928-dw-mshc£!À §ØÂJßbiuciuË Ðrx-txYOSdreset ódisabledpmu@20004000&,rockchip,rk3066-pmusysconsimple-mfd£ @reboot-mode,syscon-reboot-modeÐ@×RBÃãRBÃñRBà RBÃpower-controller!,rockchip,rk3066-power-controller ëpd_vio@7£€ØÃľ¿ÍÎPÇÖOÊÐÈÑÉÒ!pd_video@6£ ØÎÍØ×!pd_gpu@8£ØÅ!grf@20008000,syscon£ €ë i2c@2002d000,rockchip,rk3066-i2c£ Ð §(9 ßi2cØP ódisabledÚdefaultèi2c@2002f000,rockchip,rk3066-i2c£ ð §)9 ØQßi2c ódisabledÚdefaultèpwm@20030000,rockchip,rk2928-pwm£ (ØF ódisabledÚdefaultèpwm@20030010,rockchip,rk2928-pwm£ (ØF ódisabledÚdefaultèwatchdog@2004c000 ,rockchip,rk3066-wdtsnps,dw-wdt£ ÀØK §3óokaypwm@20050020,rockchip,rk2928-pwm£  (ØG ódisabledÚdefaultè pwm@20050030,rockchip,rk2928-pwm£ 0(ØG ódisabledÚdefaultè!i2c@20056000,rockchip,rk3066-i2c£ ` §*9 ØRßi2c ódisabledÚdefaultè"i2c@2005a000,rockchip,rk3066-i2c£   §+9 ØSßi2c ódisabledÚdefaultè#i2c@2005e000,rockchip,rk3066-i2c£ à §49 ØTßi2c ódisabledÚdefaultè$serial@20064000&,rockchip,rk3066-uartsnps,dw-apb-uart£ @ §$´¾ßbaudclkapb_pclkØBNóokayË  ÐtxrxÚdefaultè%serial@20068000&,rockchip,rk3066-uartsnps,dw-apb-uart£ € §%´¾ßbaudclkapb_pclkØCO ódisabledË  ÐtxrxÚdefaultè&saradc@2006c000,rockchip,saradc£ À §3ØGJßsaradcapb_pclkOW dsaradc-apb ódisabledspi@20070000,rockchip,rk3066-spiØEHßspiclkapb_pclk §&£ Ë Ðtxrx ódisabledÚdefaultè'()*spi@20074000,rockchip,rk3066-spiØFIßspiclkapb_pclk §'£ @Ë Ðtxrx ódisabledÚdefaultè+,-.cpusErockchip,rk3066-smpcpu@0Scpu,arm,cortex-a9_/£8p›@Ö O€íØa€*ˆ s€*ˆ 'ÀÈà°ÀÈàÂÀg8œ@Øcpu@1Scpu,arm,cortex-a9_/£sram@10080000 ,mmio-sram£ œsmp-sram@0,rockchip,rk3066-smp-sram£Pi2s@10118000,rockchip,rk3066-i2s£€  §Údefaultè0ËÐtxrxßi2s_hclki2s_clkØÆKªÄ ódisabledi2s@1011a000,rockchip,rk3066-i2s£   § Údefaultè1ËÐtxrxßi2s_hclki2s_clkØÇLªÄ ódisabledi2s@1011c000,rockchip,rk3066-i2s£À  §Údefaultè2Ë  Ðtxrxßi2s_hclki2s_clkØÈMªÄ ódisabledclock-controller@20000000,rockchip,rk3066a-cru£ 9  Õ@*ËÔ^ÌÕ_ :ׄ#g¸€á£ðÑ€xhÀá£ðÑ€xhÀëtimer@2000e000,snps,dw-apb-timer-osc£ à §.ØVD ßtimerpclkefuse@20010000,rockchip,rk3066a-efuse£ @Ø[ ßpclk_efusecpu_leakage@17£timer@20038000,snps,dw-apb-timer-osc£ € §,ØTB ßtimerpclktimer@2003a000,snps,dw-apb-timer-osc£   §-ØUC ßtimerpclktsadc@20060000,rockchip,rk3066-tsadc£ Ø]]ßsaradcapb_pclk §3O\ dsaradc-apb ódisabledphy1,rockchip,rk3066a-usb-phyrockchip,rk3288-usb-phy9 óokayusb-phy@17câ£|ØQßphyclk ëusb-phy@188⣈ØRßphyclk ëpinctrl,rockchip,rk3066a-pinctrl9 œgpio0@20034000,rockchip,gpio-bank£ @ §6ØUíýŽ£ë5gpio1@2003c000,rockchip,gpio-bank£ À §7ØVíýŽ£gpio2@2003e000,rockchip,gpio-bank£ à §8ØWíýŽ£gpio3@20080000,rockchip,gpio-bank£  §9ØXíýŽ£ë9gpio4@20084000,rockchip,gpio-bank£ @ §:ØYíýŽ£gpio6@2000a000,rockchip,gpio-bank£   §<ØZíýŽ£pcfg_pull_default ë4pcfg_pull_noneë3emacemac-xfer€,33333333emac-mdio ,33emmcemmc-clk,4emmc-cmd, 4emmc-rst, 4i2c0i2c0-xfer ,33ëi2c1i2c1-xfer ,33ëi2c2i2c2-xfer ,33ë"i2c3i2c3-xfer ,33ë#i2c4i2c4-xfer ,33ë$pwm0pwm0-out,3ëpwm1pwm1-out,3ëpwm2pwm2-out,3ë pwm3pwm3-out,3ë!spi0spi0-clk,4ë'spi0-cs0,4ë*spi0-tx,4ë(spi0-rx,4ë)spi0-cs1,4spi1spi1-clk,4ë+spi1-cs0,4ë.spi1-rx,4ë-spi1-tx,4ë,spi1-cs1,4uart0uart0-xfer ,44ëuart0-cts,4uart0-rts,4uart1uart1-xfer ,44ëuart1-cts,4uart1-rts,4uart2uart2-xfer ,4 4ë%uart3uart3-xfer ,44ë&uart3-cts,4uart3-rts,4sd0sd0-clk,4ë sd0-cmd, 4ë sd0-cd,4ë sd0-wp,4sd0-bus-width1, 4sd0-bus-width4@, 4 4 4 4ësd1sd1-clk,4ësd1-cmd,4ësd1-cd,4sd1-wp,4sd1-bus-width1,4sd1-bus-width4@,4444ëi2s0i2s0-bus,44 4 4 4 4 444ë0i2s1i2s1-bus`,444444ë1i2s2i2s2-bus`,444444ë2usb-hosthost-drv,4ë6usb-otgotg-drv,4ë8sdmmcsdmmc-pwr,4ë:sdiowifi-pwr,3ë;chosen:serial2:115200n8memory@60000000£`@Smemorygpio-leds ,gpio-ledsblueFmk808:blue:power L5Roff `default-onvcc-io,regulator-fixedvvcc_io…2Z 2Z ë7usb-host-regulator,regulator-fixedµ È5è6ÚdefaultÍ vhost-pwr…LK@LK@ᆠò7usb-otg-regulator,regulator-fixedµ È5è8ÚdefaultÍvvcc_otg…LK@LK@ᆠò7sdmmc-regulator,regulator-fixed È9è:Údefaultvvcc_sd…2Z 2Z á† ò7ësdio-regulator,regulator-fixedµ È9è;Údefault vvcc_wifi…2Z 2Z á† ò7ë #address-cells#size-cellsinterrupt-parentcompatiblemodelethernet0i2c0i2c1i2c2i2c3i2c4mshc0mshc1mshc2serial0serial1serial2serial3spi0spi1rangesreginterrupts#dma-cellsarm,pl330-broken-no-flushpclocksclock-namesphandlestatusclock-frequency#clock-cellsclock-output-namesassigned-clocksassigned-clock-ratesresetsinterrupt-namespower-domainscache-unifiedcache-levelinterrupt-controller#interrupt-cellsreg-shiftreg-io-widthdmasdma-namespinctrl-namespinctrl-0dr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephysphy-namesrockchip,grfmax-speedphy-modefifo-depthreset-namesmax-frequencybus-widthcap-mmc-highspeedcap-sd-highspeedvmmc-supplydisable-wpnon-removableoffsetmode-normalmode-recoverymode-bootloadermode-loader#power-domain-cellspm_qos#pwm-cells#io-channel-cellsenable-methoddevice_typenext-level-cacheoperating-pointsclock-latencyrockchip,playback-channelsrockchip,capture-channels#sound-dai-cells#reset-cells#phy-cellsgpio-controller#gpio-cellsbias-pull-pin-defaultbias-disablerockchip,pinsstdout-pathlabelgpiosdefault-statelinux,default-triggerregulator-nameregulator-min-microvoltregulator-max-microvoltenable-active-highgpioregulator-always-onstartup-delay-usvin-supply