Ð þíA¢8>\(F>$,Banana Pi BPI-M2-Ultra*2sinovoip,bpi-m2-ultraallwinner,sun8i-r40clocks=osc24MD 2fixed-clockQn6aÃPposc24Mƒosc32kD 2fixed-clockQ€aN  pext-osc32kƒcpuscpu@02arm,cortex-a7‹cpu—cpu@12arm,cortex-a7‹cpu—cpu@22arm,cortex-a7‹cpu—cpu@32arm,cortex-a7‹cpu—display-engine#2allwinner,sun8i-r40-display-engine›¯okaysoc 2simple-bus=clock@100000072allwinner,sun8i-r40-de2-clkallwinner,sun8i-h3-de2-clk—¶Œ<½modbusÉ$DЃmixer@1100000 2allwinner,sun8i-r40-de2-mixer-0—¶½busmodɃportsport@1—endpoint݃mixer@1200000 2allwinner,sun8i-r40-de2-mixer-1— ¶½busmodɃportsport@1—endpoint݃ interrupt-controller@1c000302allwinner,sun7i-a20-sc-nmií—À0  ƒmmc@1c0f00012allwinner,sun8i-r40-mmcallwinner,sun50i-a64-mmc—Àð¶ k½ahbmmcÉahb*4default  ¯okayB NX  mmc@1c1000012allwinner,sun8i-r40-mmcallwinner,sun50i-a64-mmc—Á¶!l½ahbmmcÉ ahb !¯okay4default* B a nNymmc@1c1100032allwinner,sun8i-r40-emmcallwinner,sun50i-a64-emmc—Á¶"m½ahbmmcÉ ahb*4default "¯okayB a Nymmc@1c1200012allwinner,sun8i-r40-mmcallwinner,sun50i-a64-mmc—Á ¶#n½ahbmmcÉ ahb # ¯disabledphy@1c134002allwinner,sun8i-r40-usb-phy —Á4ÁHÁ˜Áȇphy_ctrlpmu0pmu1pmu2¶|}~½usb0_phyusb1_phyusb2_phyÉ!usb0_resetusb1_resetusb2_reset¯okay‘œ­ƒusb@1c19000&2allwinner,sun8i-r40-ehcigeneric-ehci—Á L¶0ɾÃusb¯okayusb@1c19400&2allwinner,sun8i-r40-ohcigeneric-ohci—Á” @¶3€É¾Ãusb¯okayusb@1c1c000&2allwinner,sun8i-r40-ehcigeneric-ehci—ÁÀ N¶1ɾÃusb¯okayusb@1c1c400&2allwinner,sun8i-r40-ohcigeneric-ohci—ÁÄ A¶4ɾÃusb¯okayclock@1c200002allwinner,sun8i-r40-ccu— ¶ ½hoscloscDЃrtc@1c20400/2allwinner,sun8i-r40-rtcallwinner,sun8i-h3-rtc— posc32kosc32k-out¶Dƒpinctrl@1c208002allwinner,sun8i-r40-pinctrl— ¶O½apbhoscloscÍí݃ gmac-rgmii-pinsBéPA0PA1PA2PA3PA4PA5PA6PA7PA8PA10PA11PA12PA13PA15PA16îgmac÷(ƒi2c0-pinséPB0PB1îi2c0ƒmmc0-pinséPF0PF1PF2PF3PF4PF5îmmc0÷ƒmmc1-pg-pinséPG0PG1PG2PG3PG4PG5îmmc1÷ƒ mmc2-pins7éPC5PC6PC7PC8PC9PC10PC11PC12PC13PC14PC15PC24îmmc2÷ƒuart0-pb-pins éPB22PB23îuart0ƒwatchdog@1c20c902allwinner,sun4i-a10-wdt— serial@1c280002snps,dw-apb-uart—€ ¶`ÉI¯okay4default*serial@1c284002snps,dw-apb-uart—„ ¶aÉJ ¯disabledserial@1c288002snps,dw-apb-uart—ˆ ¶bÉK ¯disabledserial@1c28c002snps,dw-apb-uart—ÂŒ ¶cÉL ¯disabledserial@1c290002snps,dw-apb-uart— ¶dÉM ¯disabledserial@1c294002snps,dw-apb-uart—” ¶eÉN ¯disabledserial@1c298002snps,dw-apb-uart—˜ ¶fÉO ¯disabledserial@1c29c002snps,dw-apb-uart—Âœ ¶gÉP ¯disabledi2c@1c2ac002allwinner,sun6i-a31-i2c—¬ ¶WÉ@*4default¯okaypmic@342x-powers,axp221—4íac-power-supply 2x-powers,axp221-ac-power-supply ¯disabledadc2x-powers,axp221-adc*battery-power-supply%2x-powers,axp221-battery-power-supply ¯disabledregulators< ¸dcdc1Ovcc-3v0^r-ÆÀŠ-ÆÀƒ dcdc2Ovdd-cpu^rB@ŠÖ dcdc3Ovdd-sys^rB@ŠÖ dcdc4Odcdc4dcdc5 Ovcc-dram^rã`Šã`dc1sw Ovcc-gmac-phyr-ÆÀŠ-ÆÀƒdc5ldoOdc5ldoaldo1Oaldo1aldo2Ovcc-pa^r&% Š&% aldo3Oavcc^r)2àŠ2Z dldo1 Ovcc-wifi-iorw@Š2Z ƒ dldo2 Ovcc-wifir2Z Š2Z ƒ dldo3Odldo3dldo4 Ovdd2v5-satar&% Š&% ƒeldo1Oeldo1eldo2Oeldo2eldo3 Ovdd1v2-satarO€ŠO€ƒldo_io0Oldo_io0 ¯disabledldo_io1Oldo_io1 ¯disabledrtc_ldo^r-ÆÀŠ-ÆÀOrtc_ldodrivevbus Odrivevbus ¯disabledusb_power_supply!2x-powers,axp221-usb-power-supply ¯disabledi2c@1c2b0002allwinner,sun6i-a31-i2c—° ¶XÉA ¯disabledi2c@1c2b4002allwinner,sun6i-a31-i2c—´  ¶YÉB ¯disabledi2c@1c2b8002allwinner,sun6i-a31-i2c—¸ X¶ZÉC ¯disabledi2c@1c2c0002allwinner,sun6i-a31-i2c—ÂÀ Y¶_ÉH ¯disabledsata@1c180002allwinner,sun8i-r40-ahci—Á€ 8¶-{É¢ahci¯okay®ºethernet@1c500002allwinner,sun8i-r40-gmacÅ—Å UÌmacirqÉ( stmmaceth¶@ ½stmmaceth¯okay4default*Üçrgmiiºmdio2snps,dwmac-mdioethernet-phy@12ethernet-phy-ieee802.3-c22—ƒtcon-top@1c700002allwinner,sun8i-r40-tcon-top—Ç0¶K‘žœ$½bustcon-tv0tve0tcon-tv1tve1dsi'ptcon-top-tv0tcon-top-tv1tcon-top-dsiÉ3Dƒ&portsport@0—endpoint@0—݃port@1—endpoint@0—endpoint@1—endpoint@2—݃'endpoint@3—݃*port@2—endpoint@1—Ý ƒport@3—endpoint@0—endpoint@1—endpoint@2—Ý!ƒ(endpoint@3—Ý"ƒ+port@4—endpoint@0—Ý#ƒ)endpoint@1—Ý$ƒ,port@5—endpointÝ%ƒ.lcd-controller@1c730002allwinner,sun8i-r40-tcon-tv—Ç0 3¶I& ½ahbtcon-ch1É1lcd¯okayportsport@0—endpoint@0—Ý'ƒendpoint@1—Ý(ƒ!port@1—endpoint@1—Ý)ƒ#lcd-controller@1c740002allwinner,sun8i-r40-tcon-tv—Ç@ 4¶J& ½ahbtcon-ch1É2lcd ¯disabledportsport@0—endpoint@0—Ý*ƒendpoint@1—Ý+ƒ"port@1—endpoint@1—Ý,ƒ$interrupt-controller@1c81000 2arm,gic-400 —ÈÈ È@ È` í  ƒhdmi@1ee000092allwinner,sun8i-r40-dw-hdmiallwinner,sun8i-a83t-dw-hdmi—î :¶;š™½iahbisfrtmdsÉ#ctrl¾- Ãhdmi-phy¯okayportsport@0—endpointÝ.ƒ%port@1—endpointÝ/ƒ0hdmi-phy@1ef00002allwinner,sun8i-r40-hdmi-phy—ï ¶:š½busmodpll-0pll-1É"phy‘ƒ-timer2arm,armv7-timer0   aliasesð/soc/ethernet@1c50000ú/soc/serial@1c28000chosenserial0:115200n8connector2hdmi-connector’aportendpointÝ0ƒ/leds 2gpio-ledspwr-ledbananapi:red:pwr[ onuser-led-greenbananapi:green:user[ user-led-bluebananapi:blue:user[ vcc5v02regulator-fixedOvcc5v0rLK@ŠLK@" 'ƒwifi_pwrseq2mmc-pwrseq-simple:  ƒ #address-cells#size-cellsinterrupt-parentmodelcompatibleranges#clock-cellsclock-frequencyclock-accuracyclock-output-namesphandledevice_typeregallwinner,pipelinesstatusclocksclock-namesresets#reset-cellsremote-endpointinterrupt-controller#interrupt-cellsinterruptsreset-namespinctrl-0pinctrl-namesvmmc-supplybus-widthcd-gpiosvqmmc-supplymmc-pwrseqnon-removablereg-names#phy-cellsusb1_vbus-supplyusb2_vbus-supplyphysphy-namesgpio-controller#gpio-cellspinsfunctiondrive-strengthbias-pull-upreg-shiftreg-io-width#io-channel-cellsx-powers,dcdc-freqregulator-nameregulator-always-onregulator-min-microvoltregulator-max-microvoltresets-nameahci-supplyphy-supplysysconinterrupt-namesphy-handlephy-modeethernet0serial0stdout-pathlabeldefault-stategpioenable-active-highreset-gpios